



Master Program (Laurea Magistrale) in Computer Science and Networking

High Performance Computing Systems and Enabling Platforms

Marco Vanneschi

Prerequisites Revisited 1.2. Firmware Structuring

Firmware level



• At this level, the system is viewed as a collection of cooperating modules called **PROCESSING UNITS** (simply: units).



– autonomous

•

- has its own control, i.e. it has self-control capability, i.e. it is an active computational entity
- described by a sequential program, called microprogram.
- Cooperation is realized through COMMUNICATIONS
 - Communication channels *implemented* by physical links and a firmware protocol.
- Parallelism <u>between</u> units.

Examples





MCSN - M. Vanneschi: High Performance Computing Systems and Enabling Platforms

Firmware interpretation of assembly language





Parallel architectures: (very) large collections of (small) processing units



MCSN - M. Vanneschi: High Performance Computing Systems and Enabling Platforms

Processing Unit model: Control + Operation





PC and PO are *automata*,

implemented by synchronous sequential networks (sequential circuits)

Clock cycle: time interval for executing a (any) microinstruction. Synchronous model of computation.

Clock cycle: informal meaning





Clock cycle, τ = maximum stabilitation delay time for the execution of a (any) microinstruction, i.e. for the stabilization of the inputs of all the PC and PO registers

clock frequency $\mathbf{f} = \mathbf{1}/\tau$ e.g. $\tau = 0,25$ nsec f = 4 GHz

Clock cycle: formally





MCSN - M. Vanneschi: High Performance Computing Systems and Enabling Platforms

Example of a simple unit design





MCSN - M. Vanneschi: High Performance Computing Systems and Enabling Platforms



MCSN - M. Vanneschi: High Performance Computing Systems and Enabling Platforms



MCSN - M. Vanneschi: High Performance Computing Systems and Enabling Platforms

Communications at the firmware level





Dedicated links



Shared link: bus

In general, for computer structures : **parallel links** (e.g. one or more words)

Valid for

- a uniprocessor computer,
- a multiprocessor with shared memory,
- some multicomputers with distributed memory (MPP)

Not valid for

- distributed architectures with standard networks,
- some kind of simple I/O.

Basic firmware structure for dedicated links





U_{source}::

while (true) do



U_{destination}::

while (true) do

}

 $\{ < receive \ MSG \ from \ U_{source} >; \}$

< process MSG >





Asynchronous communication

MCSN - M. Vanneschi: High Performance Computing Systems and Enabling Platforms

Implementation





MCSN - M. Vanneschi: High Performance Computing Systems and Enabling Platforms

Communication latency and impact on service time





Communication latency and impact on service time



Service time $T = T_{calc} + T_{com}$

Comm. Latency $L_{com} = 2 (T_{tr} + \tau)$

$$T_{calc} \ge L_{com} \quad \Leftrightarrow \quad T_{com} =$$

efficiency ε ~ 1, ~ ideal computation bandwidth (throughput)

- Impact of \mathbf{T}_{tr} on service time T is significant
 - e.g. memory access time = response time of "external" memory to processor requests ("external" = outside CPU-chip)
- Inside the same chip: T_{tr} ~ 0,
 - e.g. between processor MMU cache
 - except for on-chip interconnection structures with "long wires" (e.g. buses, rings, meshes, ...)
- With $T_{tr} \sim 0$, very "fine grain" computations are possible without communication penalty on service time: $L_{com} = 2\tau \implies \text{if } T_{calc} \ge 2\tau \text{ then } T = T_{calc}$
 - Important application in Instruction Level Parallelism processors and in Interconnection Network switch-units.

Some interesting structures





MCSN - M. Vanneschi: High Performance Computing Systems and Enabling Platforms

Some interesting structures



- In general, all the most interesting interconnection structures for
 - shared memory multiprocessors
 - distributed memory multicomputer, cluster, MPP
 - are "limited degree" networks
 - based on dedicated links
- Examples (Course Part 2):
 - n-dimension cubes
 - n-dimensione butterflys
 - n-dimension Trees / Fat Trees
 - rings and multi-rings
- Currently the best commercial networks belong to these classes:
 - Infiniband
 - Myrinet
 - ...

(Next) future



- On chip interconnection networks
- On chip optical interconnection networks

- Clear trend towards strong inter-relationship between HPC and Telecommunications
 - A unique feature of this Master Program

(Traditional, old-style) Bus



Serious problems of bandwidth (contention) for busbased parallel structures.

Trend: replace buses with **limited degree networks** based on dedicated links.

Sender behaviour

```
while DIS = 1 do;

1 \rightarrow \text{RIC};

while DIS = 0 or ACKOUT = 1 do;

\text{msg} \rightarrow \text{OUT};

1 \rightarrow \text{RDYOUT};

while ACKOUT = 0 do;

0 \rightarrow \text{RDYOUT};

0 \rightarrow \text{RDYOUT};
```

while RDYIN = 0 or IN[DEST] ≠ «mio nome» do; f(IN) → vtg; 1 → ACKIN; while RDYIN = 1 do; 0 → ACKIN

Receiver behaviour

Arbiter mechanisms (for bus writing)



Independent Request



Arbiters



• Daisy Chaining



• Polling (similar)

Decentralized arbiters





• Non-deterministic with collision detection

