

Egon Börger (Pisa)

A uniform approach to teach the principles of

. computation

. programming

. system design and analysis

Università di Pisa, Dipartimento di Informatica, I-56127 Pisa, Italy
boerger@di.unipi.it

What are the basic concepts?

- **virtual machines** for any kind of computational system, whether stand-alone or cooperating: most general (universal) ‘architecture’
 - *states*: data structures for such machines and data sharing structures for their cooperation
- **programs** (algorithms) for most general virtual machines
 - *control structures*
 - *communication means*
 - *runs*, sequential or distributed, formed by executing instructions for state-transforming or communication steps
- **basic properties** like functionality, computational power, memory or time complexity, etc. What are the languages to appropriately express these properties?
- **basic means of analysis**: experimental validation and mathematical verification to establish properties of computational systems

The divide-and-conquer principle (separation of concerns)

- **stepwise refinement**: piecemeal introduction of design and verification details, identifying orthogonal system elements
- **separation of design from analysis**
- **separation of different analysis types and levels**
 - separation of experimental *validation* (system simulation and testing) from mathematical *verification*
 - *distinction between verification levels* and the characteristic concerns each of it comes with, e.g.
 - reasoning for human inspection: proof ideas/sketches or completely carried out detailed proofs
 - rule-based reasoning systems: mechanical inferences, operated by humans or as computerized systems, interactively or automatically
 - separation of *static program analysis* from a *run-time-based analysis* of dynamic program properties (runtime verification)

Starting with ASMs: Why?

- ASMs represent a **most general definition of VMs**, namely transition systems transforming structures, as evidenced by
 - over ten years of experience with modeling and analysing outstanding real-life virtual machines in terms of ASMs
 - Gurevich's ASM thesis, a resource-bound-aware generalization of the thesis of Church and Turing, and its proof from basic postulates
- ASMs provide a framework for a theoretically well-founded, coherent and uniform **practical combination of abstract operational descriptions with functional and axiomatic definitions**
 - eventually overcoming an alleged (unjustified and destructive) dichotomy between declarative and operational design elements
- ASMs based upon **three fundamental computational features**
 - conditional update (IF *Cond* THEN $f(t_1, \dots, t_n) := t$)
 - parallelism (simultaneous updates, **forall**-construct)
 - nondeterminism (**choose**-construct)

Classical automata as variations of ASMs

$$\begin{aligned} \text{MEALYFSM}(in, out, \text{Nxtctl}, \text{Nxtout}) = \\ \text{ctl_state} := \text{Nxtctl}(\text{ctl_state}, in) \\ out := \text{Nxtout}(\text{ctl_state}, in) \end{aligned}$$
$$\begin{aligned} \text{TWOWAYFSM}(in, out, \text{Nxtctl}, \text{Nxtout}, \text{Move}, head) = \\ \text{MEALYFSM}(in(head), out, \text{Nxtctl}, \text{Nxtout}) \\ head := head + \text{Move}(\text{ctl_state}, in(head)) \end{aligned}$$
$$\begin{aligned} \text{TURINGMACHINE}(tape, \text{Nxtctl}, \text{Write}, \text{Move}, head) = \\ \text{TWOWAYFSM}(tape, tape(head), \text{Nxtctl}, \text{Write}, \text{Move}, head) \end{aligned}$$
$$\begin{aligned} \text{TURINGINTERACTIVE}(tape, \text{Nxtctl}, \text{Write}, \text{Move}, head, input) = \\ \text{TURINGMACHINE}(tape, \text{Nxtctl}_{input}, \text{Write}_{input}, \text{Move}_{input}, head) \\ \text{OUTPUT}(input, \text{ctl_state}, tape(head)) \end{aligned}$$

Making modes explicit in control state ASMs

$$\text{FSM}(i, \mathbf{if} \textit{ cond} \mathbf{ then rule}, j) =$$
$$\mathbf{if} \textit{ ctl_state} = i \mathbf{ and} \textit{ cond} \mathbf{ then}$$
$$\textit{ rule}$$
$$\textit{ ctl_state} := j$$

Written in this way, MEALYFSM can be defined as a set of control state ASM rules of the following form:

$$\text{MEALYFSMINSTR}(i, a, b, j) =$$
$$\text{FSM}(i, \mathbf{if} \textit{ Reading}(a) \mathbf{ then} \text{OUTPUT}(b), j) \mathbf{ where}$$
$$\textit{ Reading}(a) = (\textit{ in} = a)$$
$$\text{OUTPUT}(b) = (\textit{ out} := b)$$

Classical automata as variations of control state ASMs

$\text{TIMEDAUTOMATONINSTR}(i, a, \textit{Reset}, j) =$

$\text{FSM}(i, \text{if } \textit{Reading}(a) \text{ then } \textit{ClockUpdate}(\textit{Reset}), j) \text{ where}$

$\textit{Reading}(a) = (in = a \text{ and } \textit{Constraint}(\textit{time}_\Delta) = \textit{true})$

$\textit{ClockUpdate}(\textit{Reset}) =$

forall $c \in \textit{Reset}$ **do** $c := 0$

forall $c \notin \textit{Reset}$ **do** $c := c + \textit{time}_\Delta$

$\text{PUSHDOWNAUTOMATONINSTR}(i, a, b, w, j) =$

$\text{FSM}(i, \text{if } \textit{Reading}(a, b) \text{ then } \textit{StackUpdate}(w), j) \text{ where}$

$\textit{Reading}(a, b) = [in = a] \text{ and } [top(stack) = b]$

$\textit{StackUpdate}(w) = stack := push(w, [pop](stack))$

$\text{TMLIKEINSTR}(mem, pos, env) = (\text{Thue, Post, Wang, Minsky, ...})$

$\text{FSM}(i, \text{if } \textit{ReadingCond} \text{ then } \text{UPDATE}(mem(env(pos)), pos), j)$

where $\textit{ReadingCond} = \textit{Condition}(mem(env(pos)))$

Two advanced examples

PETRI_{TRANSITION} =

if *Cond(prePlaces)* **then** *Updates(postPlaces)*

where

Updates(postPlaces) = a set of function updates

ALTERNATING_{TM}(*tape*, *Nxtctl*, *Write*, *Move*, *head*) =

if *type(self .ctl_state)* = *normal* **then**

TURINGMACHINE(*tape*, *Nxtctl*, *Write*, *Move*, *head*)(**self**)

if *type(self .ctl_state)* ∈ {*existential*, *universal*} **then**

ALT_{TM}SPAWN(**self**)

TM_{YIELD}EXISTENTIAL(**self**)

TM_{YIELD}UNIVERSAL(**self**)

if *type(self .ctl_state)* ∈ {*accept*, *reject*} **then**

yield(self) := *type(self .ctl_state)*

Spawning submachine of alternating TMs

$\text{ALT_TM_SPAWN}(a) = \mathbf{if} \ a.mode = \textit{running} \ \mathbf{then}$
 $\quad \mathbf{forall} \ j \in \textit{Nxtctl}(a.ctl_state, a.tape(a.head)) \ \mathbf{do}$

$\quad \mathbf{let} \ b = \textit{new}(\textit{Agent}) \ \mathbf{in}$

$\quad \quad \text{ACTIVATE}(b, a, j), \ \textit{parent}(b) := a$

$\quad \quad a.mode := \textit{idle}$

$\text{ACTIVATE}(b, a, j) =$

$\quad b.mode := \textit{running}, \ b.yield := \textit{undef}, \ b.ctl_state := j$

$\quad \text{COPYTAPEPROGRAM}(b, a)$

$\text{COPYTAPEPROGRAM}(b, a) =$

$\quad \mathbf{forall} \ pos \in \textit{domain}(a.tape) \ \mathbf{do} \ b.tape(pos) := a.tape(pos)$

$\quad b.head := a.head$

$\quad b.Nxtctl := a.Nxtctl, \ b.Write := a.Write$

$\quad b.Move := a.Move, \ b.type := a.type$

Existential and Universal submachines of alternating TMs

$\text{TM}_{\text{YIELDEXISTENTIAL}}(a) =$

if $a.\text{mode} = \text{idle}$ **and** $\text{type}(a.\text{ctl_state}) = \text{existential}$ **then**

if $\forall c \in \text{children}(a)$ $\text{yield}(c) = \text{reject}$ **then**

$\text{yield}(a) := \text{reject}$

if $\exists c \in \text{children}(a)$ $\text{yield}(c) = \text{accept}$ **then**

$\text{yield}(a) := \text{accept}$

$\text{TM}_{\text{YIELDUNIVERSAL}}(a) =$

if $a.\text{mode} = \text{idle}$ **and** $\text{type}(a.\text{ctl_state}) = \text{universal}$ **then**

if $\forall c \in \text{children}(a)$ $\text{yield}(c) = \text{accept}$ **then**

$\text{yield}(a) := \text{accept}$

if $\exists c \in \text{children}(a)$ $\text{yield}(c) = \text{reject}$ **then**

$\text{yield}(a) := \text{reject}$

Turbo ASMs and submachines

- Turbo ASMs** defined via **seq**, **while** from basic ASMs with only
- one non-controlled (a 0-ary in-put) function; its value is fixed by the initial state
 - one (a 0-ary) out-put function
 - as static fcts only the initial fcts of recursion theory U_i^n, C_i^n, S

The definition (see Börger/Schmid CSL'2000) matches the *synchrony hypothesis* of synchronous programming languages (a sequence of micro-steps makes up an instantaneous program reaction). It yields a succinct treatment of recursive functions.

Turbo submachines $R(x_1, \dots, x_n) = \text{body}$ with meaning:

$$\text{Yield}(R(a_1, \dots, a_n)) = \text{Yield}(\text{body}(a_1, \dots, a_n))$$

This definition allows one to abstractly introduce the concepts of encapsulation, hiding, local state, error handling, returning values, recursion, etc.

Turbo ASMs computing recursive functions

$\text{FCTCOMPO}(G, H_1, \dots, H_m) =$

$\{H_1(in_F), \dots, H_m(in_F)\} \text{ seq } out_F := G(out_{H_1}, \dots, out_{H_m})$

$\text{PRIMITIVE RECURSION}(G, H) = \text{let } (x, y) = in_F \text{ in}$

$\{ival := G(x), rec := 0\} \text{ seq}$

$(\text{while } (rec < y) \{ival := H(x, rec, ival), rec := rec + 1\}) \text{ seq}$

$out_F := ival$

$\text{MU OPERATOR}(G) = \{G(in_F, 0), rec := 0\} \text{ seq}$

$(\text{while } (out_G \neq 0) \{G(in_F, rec + 1), rec := rec + 1\}) \text{ seq}$

$out_F := rec$

where

$out := F(in) \equiv (in_F := in \text{ seq } F \text{ seq } out := out_F)$

$F(in) \equiv (in_F := in \text{ seq } F)$

Halting problem for any computation-universal language

Assume the following closure properties for a language L :

- *sequential composition*: $P, Q \in L$ implies $(P \text{ seq } Q) \in L$
- *iteration*: $P \in L$ implies $(\text{while } b = 1 \ P) \in L$ for boolean valued b
- *calling*: $P \in L$ implies $\text{Call } P(\text{in}) \in L$ for input variable in
- L -programs can have program text as input

Then for every $h \in L$ the following program **DIAG** with input/output variables in, out is an L -program:

$$\text{DIAG} = \text{Call } h(\text{in}, \text{in}) \text{ seq } (\text{while } \text{out} = 1 \ \text{Call } h(\text{in}, \text{in}))$$

Therefore there is no $h \in L$ computing the *Halt* predicate for L -programs since otherwise:

$$\text{Halt}(\text{DIAG}, \text{DIAG}) \text{ iff } \text{not } \text{Halt}(\text{DIAG}, \text{DIAG})$$

- $\text{Halt}(p, \text{in})$ iff p started with input in eventually terminates
- p computes H iff $\text{Halt}(p, \text{in})$ and $\text{out} = H(\text{in})$ upon termination for every input in

ASM models for programming languages/constructs

The literature contains **ASM** models for languages of every **major programming paradigm**:

- object-oriented: Java, C#, C++, Oberon
- design languages: BPEL (web services), SDL2000 (telecommunication), SystemC, VHDL'93, PHDL, Analog VHDL, Verilog (hardware)
- imperative: C, Modula-2, Cobol
- parallel: PVM, Occam, Parlog, Concurrent Prolog, Guarded Horn Clauses, Pandora, CHAM, etc.
- functional: Standard ML, Babel
- logical: Prolog, Prolog III, Protos-L, Gödel, CLP(R), etc.

The ASM models for Java/C# come as **hierarchy of submodels** (for imperative, procedural, object-oriented, exception handling, concurrency, etc. features) **isolating single programming constructs and instruction patterns** one can describe independently of each other

ASM models for high-level system design constructs

The literature contains ASM models for the core or fundamental constructs of

- some executable high-level design languages, e.g. UNITY, COLD
- some widely used state-based specification languages, e.g. B, SCR (Parnas tables), Petri nets
- numerous dedicated real-life virtual machines

Exploiting ASMs for high-level system design and analysis

The ASM method naturally supports and uniformly links

- within a single *precise yet simple conceptual framework*

the major activities occurring during the software life cycle

- **requirements capture** by constructing rigorous *ground models*, i.e. accurate concise high-level system blueprints (contracts)
- **architectural and component design** bridging the gap between specification and code by *piecemeal, systematically documented detailing* of abstract models via intermediate models to code
- **validation** of models by their tool-supported *simulation*
- **verification** of model properties by tool-supported *proof techniques*
- **documentation** for *inspection, reuse* and *maintenance* by providing, through the intermediate models and their analysis, explicit descriptions of the *software structure* and of the major *design decisions*

Variety of applications of ASMs (1)

- **industrial standards:** *ground models* for the standards of
 - OASIS for Business Process Execution Language for Web Services
 - ECMA for C#
 - ITU-T for SDL-2000
 - IEEE for VHDL93
 - ISO for Prolog
- **design, reengineering, testing of industrial systems:**
 - railway and mobile telephony network component software at Siemens
 - fire detection system in German coal mines
 - implementation of behavioral interface specifications on the .NET platform and conformance test of COM components at Microsoft
 - compiler testing and test case generation tools

Variety of applications of ASMs (2)

- **programming languages:** definition and analysis of the semantics and the implementation for the major real-life programming languages, among many others for example
 - SystemC
 - Java/JVM (including bytecode verifier) and C#
 - domain-specific languages used at the Union Bank of Switzerland including the verification of numerous compilation schemes and compiler back-ends
- **architectural design:** verification (e.g. of pipelining schemes or of VHDL-based hardware design at Siemens), architecture/compiler co-exploration
- **protocols:** for authentication, cryptography, cache-coherence, routing-layers for distributed mobile ad hoc networks, group-membership etc.
- **modeling e-commerce and web services**

References and course material: AsmBook

E. Börger and R. F. Stärk: Abstract State Machines

Springer 2003. pp.X+438.

Slides for courses on single chapters, themes and case studies are to be found in ppt and pdf format on the CD coming with the book and are also downloadable from the website:

<http://www.di.unipi.it/AsmBook/>



Hello World