EDD Algorithm Performance Guarantee for Periodic Hard-Real-Time Scheduling in Distributed Systems

Maurizio A. Bonuccelli, M. Claudia Clò

Dipartimento di Informatica, Università di Pisa, Corso Italia 40
56125 Pisa, Italy. Phone: +39-50-887255; Fax: +39-50-887226
e-mail: bonucce@di.unipi.it, clo@di.unipi.it

Abstract

In this paper, we investigate the worst case performance of Earliest Due Date algorithm when applied to packet scheduling in distributed systems. We assume that the processing elements communicate via a multistage interconnection network, and that the system is synchronous. When two or more packets are simultaneously sent over the same input port, or received through the same output port, the packets undergo a collision and are damaged, needing to be retrasmitted later. This causes a performance degradation in terms of both throughput and delay. So, collisions must be avoided. The special type of traffic to be scheduled by Earliest Due Date is a periodic hard-real time one, and the objective is to schedule all the packets within their individual due dates. We establish that EDD is always able to produce a schedule meeting this objective, whenever the so called link utilization is no more than 1/2, showing that this worst case performance bound is thight. Such a bound can be effectively used as a feasibility test before actually running the algorithm.

KEY WORDS: distributed systems, multistage interconnection networks, packet scheduling, hard-real-time communucation, performance guarantee, Ealiest Due Date algorithm, feasibility test.

1 Introduction

In this paper, we consider distributed memory processing systems centered around multistage interconnection networks. Such systems are formed by a set of processing elements, each equipped with its own memory modules, and communicating by means of an interconnection network.

We assume that such a communication is packetized and synchronous, and that the network is a nonblocking permutation one. The processing elements are connected to the interconnection network by means of input and output ports.

Obviously, each input and output port cannot be involved in more than one transmission at a time. Thus, we can have concurrent transmissions, provided that they do not involve the same port more than once. When this is not the case, all the transmissions with common ports are damaged, since a *collision* occurs. Collided transmissions are useless and must be discarded and repeated later. This is a source of performance degradation, both from a system point of view (the network is used for transmitting messages that must be discarded) and from a user perspective (the messages undergo a longer delay before being successfully received). Such a performance degradation can be very serious so collisions should be avoided. Collision avoidance can be done by a proper scheduling of the messages. For a given set of messages, several different schedules exist, each with a specific impact on the overall system performance.

The same kind of problem occurs in a wide variety of systems, called multichannel single-hop communication systems, an example of which are the assumed multistage interconnection networks as well as WDM purely optical networks [BaB94, BBD96, BCW81, BGW91, GBW83], when operated under a Time Division Multiplexing (TDM) scheme. As usual in TDM schemes, we assume that communication is organized into *frames*. Each frame is divided into equal length *time slots*, representing the transmission of unitary blocks of information, called *packets*. Packet scheduling is often called *time slot assignment* (TSA for short), and has been extensively studied in the past in a communication setting, by considering particular side constraints, introduced in the basic problem to take into account specific system organizations, like intersatellite links, or tuning time in optical networks, and special traffic features, like different priority messages (e.g., see [BaB94, BBD96, BCW81, BGW91, GBW83, PS94, RoS96, BM96, CCA96, THW+96, JMI95, RoA95, Jain97]). Generally, the target is to minimize the schedule length.

Real time communication main feature is the required timely delivery of periodic messages (each message must be periodically scheduled for transmission over an unlimited time interval) to the destination. Such a timely delivery is represented by a due date (also called deadline) associated to each message. Due date meeting is essential for ensuring a safe system working, or reaching a minimum quality level, acceptable by the end user.

The goal of the packet scheduling problem investigated in this paper is to find a *feasible schedule*, whenever it exists. By feasible schedule we mean a schedule meeting the due dates of all the messages. This is the most important objective in real time settings, where high delays are not tolerated. Processor scheduling of single- and multi-processor computing systems for real time applications has been widely studied since the early 70's (a survey of the known results can be found in [KLR94, Leh94, LeW82, LiL73, Ser72]),

mainly under the objective function considered here.

In spite of its rapidly growing importance, real time packet scheduling has received some attention only very recently. An earlier attempt to study the TSA problem of multimedia traffic can be found in [BGW91]. Real time transmissions with explicit deadlines have been investigated [THW+96]. In that paper, however, a model different from the one assumed here is considered, since there message release times are unknown. In [PhLi], a slightly more general scheduling problem than our, called *Multiple-Period TSA* (*MP-TSA*), is considered. The model allows two or more messages with different periods to be transmitted from the same origin to the same destination. Four efficient heuristic algorithms are presented and the success rate of each algorithm is evaluated through simulation.

In [GH97] other two heuristic algorithms are proposed for the MP-TSA problem, *Nested Period Scheduling* (*NPS*) and *Slot-by-Slot Earliest-Deadline-First Earliest-Arrival-First* (*SS-EDF-EAF*, EDF is a synonym of EDD). Like in [PhLi] , multiple messages with different periods are allowed to be transmitted, and each message stream is formed by only one packet. So, such message streams are a little different from those considered in this paper (We assume single stream, multiple packet messages). In [GH97], it is shown that, if each period evenly divides all larger periods and if the maximum link utilization is not larger than one, the NPS algorithm can always find a feasible schedule. Notice that the NPS algorithm has a pseudopolynomial computational complexity. Besides, it is shown that NPS and SS-EDF-EAF can schedule traffic with arbitrary periods if the link utilization is no larger than 1/4 and 1/14, respectively.

Finally, in [BC98a], the non periodic version of the problem considered in this paper, has been investigated. It is shown that the problem is computationally intractable (NP-complete) even in very restricted cases. Heuristics are proposed, and their performance (in terms of utilization factors) is presented.

In this paper, we consider the well known Earliest Due Date (EDD) heuristic, also called Earliest Deadline First, EDF, like in [GH97], and assess its worst case performance. This heuristic is based on the same policy widely used in different (e.g. shared memory multiprocessors) settings [SSDB95]. In Section 2, we formally state the problem. Besides, we give some conditions, necessary for producing a feasible schedule, and present a counterexample to a conjecture formulated by other authors. Then, we propose EDD (Section 3), and establish a thight their worst case performance (in terms of utilization factors) for it. Performance guarantees are very important in this setting, since fast tests assessing whether the algorithm will produce a schedule meeting all the deadlines or not, without actually running the algorithm (a time consuming process), can be derived from them. This gives insights in the system design stage, also. Finally, conclusions and open problems terminate the paper.

2 PHRT-TSA Problem

We now present the mathematical formulation of the PHRT-TSA problem for single-hop wireless networks. Messages are periodic and have an associated deadline. Each message needs to be transmitted in each period within its deadline, in order to guarantee the system safety. Besides, when two or more messages are transmitted simultaneously over

the same channel, or from the same origin or to the same destination, a message collision occurs. To avoid message collisions, a proper schedule of the messages must be devised.

An $n \times n$ *traffic matrix* $T = (t_{ij})$ models the traffic between each origin and destination, $t_{ij} \in N_0$, $1 \leq i, j \leq n$. Rows and columns of matrix T represent system origins and destinations, respectively.

An $n \times n$ *deadline matrix* $D = (d_{ij})$ contains all the deadlines corresponding to the matrix T entries, $d_{ij} \in N_0$, $1 \leq i, j \leq n$, where d_{ij} corresponds to t_{ij}. Let r_{ij} be the release time of entry t_{ij}. The traffic is *periodic*. A period p_{ij} is associated to each message t_{ij}. A message has to be retransmitted once in each period. Hence, the first and k-th occurrences of a periodic message t_{ij} take place in the time intervals $[r_{ij}, d_{ij}]$ and $[r_{ij} + (k-1)p_{ij}, d_{ij} + (k-1)p_{ij}]$, $k > 1$, respectively. Obviously, the deadline, release time and period of message t_{ij} are related in the following way:

$$\begin{array}{rcl} r_{ij} & < & d_{ij} \leq r_{ij} + p_{ij} \\ t_{ij} & \leq & d_{ij} \leq p_{ij} \end{array}$$

In the following, we shall assume that $r_{ij} = 0$ and $p_{ij} = d_{ij}$. Hence, a message t_{ij} must be scheduled for transmission in each interval $[(k-1)d_{ij}, kd_{ij}]$, $k \geq 1$. This simplifying assumption is commonly made in real time scheduling [KLR94, Leh94, LeW82, LiL73, Ser72].

In order to meet the traffic timing requirements, we have the following *constraint* on the schedule:

C1: a message transmission has neither to start before its release time, nor to be completed after its deadline, during each period.

Note that a deadline kd_{ij} is both the deadline of the k-th message occurrence and the release time of $(k+1)$-th one.

In order to avoid message collisions, the traffic transmission must meet the following *constraint*:

C2: in each time slot, at most one message can be scheduled for transmission over one channel, or from an origin or to a destination.

Given the matrices T and D, let us consider the composition $\frac{T}{D} = \left(\frac{t_{ij}}{d_{ij}}\right)$. A *feasible schedule* for the PHRT-TSA problem can be defined in the following way:

Definition 1 Consider the composition $\frac{T}{D}$; after each time slot is scheduled, matrices T and D are modified in the following way: let $t_{ij}^{(0)}, t_{ij}^{(a)}$ and $t_{ij}^{(a+1)}$ be the values of the entry t_{ij} at the initial time $t = 0$, at an arbitray time a and at the successive time $a+1$. Similarly, let $d_{ij}^{(0)}, d_{ij}^{(a)}$ and $d_{ij}^{(a+1)}$ be the values of the corresponding entry of D at the same times. Then:

$$t_{ij}^{(a+1)} = \begin{cases} t_{ij}^{(a)} - 1 & \text{if } t_{ij} \text{ is scheduled at time } a \\ t_{ij}^{(a)} & \text{if } t_{ij} \text{ is } \underline{\text{not}} \text{ scheduled at time } a \\ t_{ij}^{(0)} & \text{if time } a+1 \text{ is a multiple of } d_{ij} \end{cases}$$

$$d_{ij}^{(a+1)} = \begin{cases} d_{ij}^{(a)} - 1 & \text{if } t_{ij}^{(a+1)} > 0 \\ 0 & \text{if } t_{ij}^{(a+1)} = 0 \\ d_{ij}^{(0)} & \text{if time } a+1 \text{ is a multiple of } d_{ij} \end{cases}$$

In this case, a feasible solution of the PHRT-TSA problem is a decomposition of $\frac{T}{D}$, i.e. a sequence of matrices $\frac{T}{D}, \frac{T'}{D'}, \frac{T''}{D''}, \cdots$, meeting the above constraints C1 and C2.

Hence, the **PHRT-TSA** problem can be defined in the following way:

INSTANCE: an $n \times n$ traffic matrix T, an $n \times n$ deadline matrix D
SOLUTION: a feasible schedule

Let Δ be the least common multiple of the deadlines: $\Delta = \text{l.c.m.}\{d_{ij} : 1 \leq i, j \leq n\}$.

Remark

Because of the traffic periodicity, we need to address the TSA problem indefinitely. So, a feasible schedule is an *infinite sequence* of matrices. However, it is possible to reduce the problem over a finite time interval. Indeed, after an interval with length equal to the least common multiple Δ of all the periods, the entries are all again ready for transmission, like at the initial time $t = 0$. So we can find a feasible schedule for the finite time interval $[0, \Delta]$, to be used for any length of time.

Figure 1 shows a feasible schedule for matrices T and D.

Let us now give some definitions we shall use in the following for establishing some properties of the PHRT-TSA problem.

Definition 2 A *switching matrix* S is a traffic matrix with at most one nonzero entry in each line.

Definition 3 Let r_i and c_j denote the *row* and *column sums* of $\frac{T}{D}$, respectively ($1 \leq i, j \leq n$):

$$r_i = \sum_{h=1}^{n} \frac{t_{ih}}{d_{ih}} \ , \ \ c_j = \sum_{h=1}^{n} \frac{t_{hj}}{d_{hj}}$$

Definition 4 A matrix line is called *exposed* if all entries in that line are zero and *covered* if there is at least one non-zero entry in it.

Definition 5 A *doubly stochastic matrix* $S = (s_{ij})$ is a matrix with entries $s_{ij} \in N_0$ and $r_i = c_j = 1$, $\forall i, \forall j$.

Definition 6 The *maximum line sum* of matrix $\frac{T}{D}$ is defined as the maximum row or column sums: $l_{\max} = \max_{1 \leq i,j \leq n}\{r_i, c_j\}$

We now give some definitions of the PHRT-TSA problem for the special case in which there exist only two different kind of deadlines: $d_{ij} \in \{d_1, d_2\}$, $\forall (ij)$.

Definition 7 Let $X_a(i)$ and $Y_a(j)$ be the *sum of the traffic entries in row* i and *in column* j with deadline d_a $(a \in \{1,2\})$*:*

$$X_a(i) = \sum_{1 \le h \le n : d_{ih} = d_a} t_{ih} \ , \ Y_a(j) = \sum_{1 \le h \le n : d_{hj} = d_a} t_{hj}$$

Clearly, the following equalities hold:

$$r_i = \frac{X_1(i)}{d_1} + \frac{X_2(i)}{d_2} \ , \ c_j = \frac{Y_1(j)}{d_1} + \frac{Y_2(j)}{d_2}$$

2.1 Necessary Condition

Let us consider an instance $\frac{T}{D}$ of the PHRT-TSA problem. An obvious necessary condition for the schedulability is the following $(1 \le i, j \le n)$:

$$\frac{t_{ij}}{d_{ij}} \le 1 \tag{1}$$

Indeed, if this condition does not hold for an entry (i_1, j_1), i.e. if $\frac{t_{i_1,j_1}}{d_{i_1,j_1}} > 1$, then $t_{i_1,j_1} > d_{i_1,j_1}$ and it is not possible to completely transmit t_{i_1,j_1} within its deadline d_{i_1,j_1}. Therefore, d_{i_1,j_1} cannot be met and a feasible schedule cannot exist.

We now give a less obvious necessary condition for the schedulability of $\frac{T}{D}$.

If a feasible schedule for the PHRT-TSA problem exists, then the following conditions must hold:

$$\begin{cases} \sum_{j=1}^{n} \frac{t_{ij}}{d_{ij}} \le 1 \ \ (1 \le i \le n) \\ \sum_{i=1}^{n} \frac{t_{ij}}{d_{ij}} \le 1 \ \ (1 \le j \le n) \end{cases} \tag{2}$$

These inequalities can be rewritten in terms of row and column sums, r_i and c_j:

$$\begin{cases} r_i \ \le \ 1 \ \ (1 \le i \le n) \\ c_j \ \le \ 1 \ \ (1 \le j \le n) \end{cases} \tag{3}$$

If conditions (2) (or (3)) hold with the $<$ sign for each i and j, we say that the *strict conditions* are met. On the contrary, if all the row and column sums are equal to 1, then $\frac{T}{D}$ is a *doubly stochastic* matrix.

Remark

The conjecture that all the matrices meeting condition (2) always have a feasible schedule has been made [PhLi, GH97]. No proof neither counterexample to this conjecture is known. The conjecture means that the necessary condition (2) (or (3)) for the schedulability is also a sufficient one. Here, we show a *counterexample*, i.e. matrices satisfying the necessary condition, which are not schedulable, thus disproving it.

Let us consider the following matrix $\frac{T}{D}$:

$$\begin{bmatrix} 0 & 1/3 & 1/3 & 1/3 \\ 1/3 & 1/2 & 1/6 & 0 \\ 1/3 & 0 & 1/2 & 1/6 \\ 1/3 & 1/6 & 0 & 1/2 \end{bmatrix} \quad (4)$$

It meets the necessary condition (2), but no feasible schedule exists for it (see Figure 3 in Appendix). So, the conjecture is not true, i.e. the necessary condition is not a sufficient one.

3 Performance Guarantees

We can prove feasibility conditions for algorithm *Earliest Due Date* (*EDD*).
First we prove a result we shall use later.

Let $d_1 < d_2$. Consider the k-th occurence of period d_2, i.e. interval $[(k-1)d_2, kd_2]$. Denote by $I_1, I_2, \cdots, I_q$ the subintervals between two deadlines in that interval, i.e. $I_1 = [(k-1)d_2, hd_1]$, $I_2 = [hd_1, (h+1)d_1], \cdots$, $I_q = [fd_1, kd_2]$. Let $|I_i|$ denote the length of interval I_i. Note that $|I_i| = d_1$ for $2 \leq i \leq q-1$, $|I_1| < d_1$, $|I_q| < d_1$. Let $m = \lfloor \frac{d_2}{d_1} \rfloor$. Then $d_2 = md_1 + r$ $(r < d_1)$. We can prove the following property:

Lemma 1 *The number N of subintervals of length equal to d_1, i.e. subintervals $I_2, \cdots, I_{q-1}$, in $[(k-1)d_2, kd_2]$, is*

$$N = \begin{cases} m & \text{if } |I_1| + |I_q| < d_1 \\ m-1 & \text{if } |I_1| + |I_q| \geq d_1. \end{cases}$$

Besides, if $|I_1| + |I_q| < d_1$, then $|I_1| + |I_q| = r$, otherwise $|I_1| + |I_q| = d_1 + r$.

Proof: Let us assume that $|I_1| + |I_q| < d_1$. Since all the intervals $I_2, \cdots, I_{q-1}$ have length equal to d_1, and $d_2 \bmod d_1 = r$, then $|I_1| + |I_q| = r$. Since $d_2 = md_1 + r$, then $N = m$.

Let us assume that $|I_1| + |I_q| > d_1$. We can decompose d_2 in the following way:

$$d_2 = md_1 + r = (m-1)d_1 + d_1 + r\ .$$

On the other hand, d_2 can be written as:

$$d_2 = |I_1| + \sum_{i=2}^{q-1} |I_i| + |I_q|.$$

Since intervals $I_2, \cdots, I_{q-1}$ all have length equal to d_1:

$$\sum_{i=2}^{q-1} |I_i| = (m-1)d_1 \text{ and } |I_1| + |I_q| = d_1 + r$$

This is the only possible decomposition of d_2 in $|I_i|$, $1 \leq i \leq q$, since

$$|I_1| < d_1\ ,\ |I_q| < d_1\ ,\ |I_1| + |I_q| > d_1$$

Then, $|I_1| + |I_q| = d_1 + r$ and N = m-1.

Example 1 Let $d_1 = 5, d_2 = 17$. Then $m = 3$ and $r = 2$. Consider the interval $[34, 51]$: $I_1 = [34, 35]$ and I_q=[50,51]. So $|I_1|+|I_q| = r < d_1$, and $N = m = 3$. In fact: I_2 =[35,40], I_3= [40,45] and I_4= [45,50].

Consider the interval $[17, 34]$. In this case $I_1 = [17, 20]$ and I_q=[30,34]. Hence $|I_1|+|I_q| > d_1$. Note that $|I_1|+|I_q| = d_1+r$. Then, $N = m-1 = 2$, i.e. I_2 =[20,25] and I_3= [25,30].

3.1 Algorithm EDD

The algorithm *Earliest Due Date* (*EDD*) for the periodic traffic problem schedules the entries t_{ij} ($t_{ij} > 0$) according to the values of the next deadline, earliest first, meeting the switching matrix constraints.

The algorithm is a dynamic-priority scheduling one, so the entry priorities are dynamically updated, after each time slot assignment.

The initial values of traffic and deadline matrices are maintained in matrices T and D, which are not modified by the algorithm. EDD uses a matrix $T_1 = (t^1_{ij})$ for generating the switching matrix $S_k = (s^k_{ij})$. Two support matrices, $T_2 = (t^2_{ij})$ and $D_2 = (d^2_{ij})$ are used to maintain the current values of traffic and deadline entries.

Procedure *Sort* is applied to deadline matrix D_2 and outputs a sorted list of its entries. The priorities are assigned to entries t_{ij} on the basis of this sorted list. Since EDD is a dynamic-priority algorithm, the sorting of D_2 is performed for each switching matrix built by the algorithm. Procedure *Sort* complexity is $O(n^2 \log n)$.
$O(n^2)$ time is required to scan the *list*, and $O(n^3)$ in total to generate a switching matrix. If we restrict over a finite time interval, namely we generate the schedule only in $[0, \Delta]$, the number of switching matrices depends on the number of deadline occurences until Δ.

Example 2 Consider the following matrix $\frac{T}{D}$:

$$\begin{bmatrix} 1/3 & 2/3 & 0 \\ 2/4 & 1/4 & 1/4 \\ 0 & 0 & 2/3 \end{bmatrix} \tag{5}$$

EDD generates a feasible schedule for it (see Figure 5 in Appendix).

We now establish the following feasibility condition for algorithm EDD when $d_{ij} \in \{d_1, d_2\}$, $d_1 < d_2$.

Theorem 1 *Let* $\frac{T}{D} = \left(\frac{t_{ij}}{d_{ij}}\right)$ *be given a matrix , with* $d_{ij} \in \{d_1, d_2\}$. *If*

$$r_i \leq \frac{1}{2}\ ,\ c_j \leq \frac{1}{2}$$

for $1 \leq i, j \leq n$, *then EDD always generates a feasible schedule for the PHRT-TSA problem.*

Proof: Assume that $r_i \leq \frac{1}{2}$, $\forall i$, and $c_j \leq \frac{1}{2}$, $\forall j$. Consider the schedule generated by EDD. Ab absurdo, assume that some deadlines are not met in that schedule, and let $\delta = hd_{ij}$ be the first of such deadlines ($h \geq 1$). That is, the h-th occurrence of entry t_{ij} is not entirely transmitted in $[(h-1)d_{ij}, hd_{ij}]$, while all the previous occurrences of t_{ij} and of all the other entries meet their deadlines. We want to show that this assumption leads to a contradiction. We have two cases according to $d_{ij} = d_1$ or $d_{ij} = d_2$.

Case 1)
Assume that $d_{ij} = d_2$, i.e. $\delta = hd_2$ ($h \geq 1$). We are considering row i and column j: so, for the sake of simplicity, we omit the indexes i and j in $X_a(i)$ and $Y_a(j)$.

If there are switching matrices in the schedule between 0 and hd_2 with row i and column j both exposed, then let $\bar{s}$ be the last of such matrices and assume that $\bar{s} \in [(k-1)d_2, kd_2]$, $0 \leq k < h$. We consider the time interval $[kd_2, hd_2]$. If either row i or column j are always covered until time hd_2, then $k = 0$.

X_2 and Y_2 must be entirely scheduled in each period of length d_2. The longest time taken to schedule type 2 entries is when X_2 and Y_2 are never transmitted in parallel, i.e. a type 2 entry in row i and an entry of type 2 in column j are never transmitted in the same time slot. So, $X_2 + Y_2$ represents the worst case time taken to transmit all the type 2 entries in row i and column j during each period of length d_2. Hence, in $[kd_2, hd_2]$, the time taken to schedule type 2 entries is at least $(h-k)(X_2 + Y_2)$.
Let $f = \lfloor \frac{(h-k)d_2}{d_1} \rfloor$, and let $I_1, I_2, \cdots, I_q$ be all the subintervals in $[kd_2, hd_2]$ between any two consecutive type 1 deadlines. ¿From Lemma 1, it results that the number N of subintervals of length equal to d_1 in $[kd_2, hd_2]$ is:

$$\begin{array}{ll} N = f & \text{if } |I_1| + |I_q| = r \\ N = f - 1 & \text{if } |I_1| + |I_q| = d_1 + r \end{array}$$

In the second case, when $|I_1| + |I_q| = d_1 + r$, we can assume that type 1 entries are scheduled at least one more time in I_1 and I_q since $|I_1| + |I_q| > d_1$. In both cases, f is a lower bound on the number of times that type 1 entries must be transmitted in interval $[kd_2, hd_2]$.

For type 1 entries, we can repeat the argument made above for type 2 entries. So, in $[kd_2, hd_2]$ at least $X_1 + Y_1$ slots are devoted to the transmission of type 1 entries for each of the f subintervals above.
Then $(h-k)(X_2+Y_2)+f(X_1+Y_1)$ is a lower bound on the entries that must be scheduled for transmission during interval $[kd_2, hd_2]$, in order to meet all the deadlines. Since t_{ij} is not entirely transmitted within $[(h-1)d_2, hd_2]$, it results: $(h-k)(X_2+Y_2)+f(X_1+Y_1) >$

$(h-k)d_2$, and

$$\frac{(h-k)(X_2+Y_2)}{(h-k)d_2} + \frac{f(X_1+Y_1)}{(h-k)d_2} > 1 \tag{6}$$

This can be rewritten in the following way:

$$\frac{X_2}{d_2} + \frac{Y_2}{d_2} + \frac{fX_1}{(h-k)d_2} + \frac{fY_1}{(h-k)d_2} > 1$$

One of the following two inequalities must hold:

$$\frac{fX_1}{(h-k)d_2} + \frac{X_2}{d_2} > \frac{1}{2} \tag{7}$$

or

$$\frac{fY_1}{(h-k)d_2} + \frac{Y_2}{d_2} > \frac{1}{2} \tag{8}$$

Note that, since $f = \lfloor \frac{(h-k)d_2}{d_1} \rfloor \leq \frac{(h-k)d_2}{d_1}$, then $\frac{f}{(h-k)d_2} \leq \frac{1}{d_1}$. So, by putting it in inequality (7), we obtain:

$$\frac{X_1}{d_1} + \frac{X_2}{d_2} \geq \frac{fX_1}{(h-k)d_2} + \frac{X_2}{d_2} > \frac{1}{2}$$

Hence $r_i > \frac{1}{2}$.

Similarly, from inequality (8), we obtain $c_j > \frac{1}{2}$. Therefore, one of the following inequalities must holds: $r_i > \frac{1}{2}$ or $c_j > \frac{1}{2}$, which is a contradiction.

Case 2)

Assume that $\delta = fd_1$ $(f \geq 1)$. Consider the interval $[0, fd_1]$. If i and j are both exposed in a switching matrix $\bar{s}$, then each entry in row i and column j has been scheduled before $\bar{s}$ and the next deadlines of the entries in those lines are met. If $\bar{s} \in [(a-1)d_1, ad_1]$, then consider interval $[ad_1, fd_1]$, $0 \leq a < f$. If either row i or column j are always covered until time fd_1, then $a = 0$. X_1 and Y_1 must be entirely transmitted in each interval of length d_1. The longest time taken to schedule type 1 entries occurs when X_1 and Y_1 are never transmitted in parallel. Hence, $X_1 + Y_1$ represents the longest time taken to transmit all the entries of type 1 in row i and column j during each interval as above. In $[ad_1, fd_1]$ at least $X_1 + Y_1$ entries should be scheduled $(f-a)$ times. We distinguish two cases:

2.1) $(f-a)\, d_1 \leq d_2$
2.2) $(f-a)\, d_1 > d_2$

2.1) Let us assume that $(f-a)d_1 \leq d_2$, and assume that a deadline d_2 (say kd_2) occurs in $[ad_1, fd_1]$. Then kd_2 is the next occurrence of type d_2 deadline after $\bar{s}$, in which row i and column j are both exposed. Hence, all type 2 entries have already been scheduled before $\bar{s}$: in time interval $[ad_1, kd_2]$ there are no type 2 entries to be scheduled for transmission. Since $(f-a)d_1 \leq d_2$, no other d_2 deadline occurs in time interval $[ad_1, fd_1]$.



Algorithm EDD gives higher priority to the entries with earlier deadline. So, in $[kd_2, fd_1]$ it gives higher priority to the type 1 entries over type 2 ones. Since entry t_{ij} is not entirely transmitted in $[(f-1)d_1, fd_1]$, this is due to the transmission of other type 1 entries in its row or column. Then, we do not consider the scheduling of type 2 entries, and a lower bound on the entries scheduled in $[ad_1, fd_1]$ is given by $(f-a)(X_1+Y_1)$. So $(f-a)(X_1+Y_1) > (f-a)d_1$ and $\frac{X_1+Y_1}{d_1} > 1$. Hence we have: $\frac{X_1}{d_1} > \frac{1}{2}$ or $\frac{Y_1}{d_1} > \frac{1}{2}$. So $r_i > \frac{1}{2}$ or $c_j > \frac{1}{2}$, which is a contradiction. A similar argument holds when no type d_2 deadline is within $[ad_1, fd_1]$

2.2) Assume now $(f-a)d_1 > d_2$.
In this case, interval $[ad_1, fd_1]$ contains one or more type d_2 deadlines.
Let $h = \lfloor \frac{(f-a)d_1}{d_2} \rfloor$.



For type 2 entries, we can repeat the argument used for type 1 entries in case 1. Then in $[ad_1, fd_1]$, at least $h(X_2+Y_2)$ slots are devoted to the transmission of type 2 entries Since deadline fd_{ij} is not met, then $(f-a)(X_1+Y_1) + h(X_2+Y_2) > (f-a)d_1$, that is $\frac{X_1}{d_1} + \frac{Y_1}{d_1} + \frac{hX_2}{(f-a)d_1} + \frac{hY_2}{(f-a)d_1} > 1$. Then one of the following two inequalities must hold:

$$\frac{X_1}{d_1} + \frac{hX_2}{(f-a)d_1} > \frac{1}{2} \tag{9}$$

or

$$\frac{Y_1}{d_1} + \frac{hY_2}{(f-a)d_1} > \frac{1}{2} \tag{10}$$

Note that $h = \lfloor \frac{(f-a)d_1}{d_2} \rfloor \leq \frac{(f-a)d_1}{d_2} \Rightarrow \frac{h}{(f-a)d_1} \leq \frac{1}{d_2}$. Then, by putting it in (9), we obtain: $\frac{X_1}{d_1} + \frac{X_2}{d_2} \geq \frac{X_1}{d_1} + \frac{hX_2}{(f-a)d_1} > \frac{1}{2}$. So $r_i > \frac{1}{2}$.

Similarly, from inequality (10), we obtain $c_j > \frac{1}{2}$. Then one of the following inequalities must hold: $r_i > \frac{1}{2}$ or $c_j > \frac{1}{2}$, which is a contradiction. It follows that EDD always meets all deadlines and the schedule is feasible.

Note that Theorem 1 states a sufficient but not necessary condition for the schedulability of algorithm EDD.

In order to prove that 1/2 is *asymptotically* achievable, let us consider the following $n \times n$

$\frac{T}{D}$ matrix, where $d_1 = 2$ and $d_2 = x\,(x > 2)$:

$$\begin{bmatrix} 1/x & 1/x & 1/x & 1/x & \cdots \\ 1/2 & - & - & - & - \\ - & 1/2 & - & - & - \\ - & - & 1/2 & - & - \\ - & - & - & 1/2 & - \\ - & - & - & - & \cdots \end{bmatrix} \tag{11}$$

Lemma 2 *Algorithm EDD generates a feasible schedule for matrix (11) if and only if*

$$d_2 \begin{cases} \geq 2n-2 & \text{if } d_2 \text{ is even} \\ \geq 2n-3 & \text{if } d_2 \text{ is odd} \end{cases}$$

where n is the matrix size.

Proof fo this lemma is given in Figure 6 in Appendix. The lemma states that if $d_2 < 2n-3$, then EDD does not generate a feasible schedule for the matrix. We want to show that performance bound $1/2$ is asymptotically achievable. So, let us assume that $d_2 = 2n-4$. Thus, the maximum line sum for this matrix is

$$l_{\max} = \max\left\{ \frac{n-1}{d_2}\,,\ \frac{1}{d_2} + \frac{1}{2} \right\}$$

¿From lemma 2, if $d_2 = 2n-4$, then EDD fails:

$$\frac{n-1}{d_2} < \frac{1}{d_2} + \frac{1}{2} = \frac{1}{2(n-2)} + \frac{1}{2} = \frac{n-1}{2(n-2)} \overset{n\to\infty}{\longrightarrow} \frac{1}{2}$$

Theorem 1 can be extended to the case with three deadline types.

Theorem 2 *Let a matrix $\frac{T}{D} = \left(\frac{t_{ij}}{d_{ij}}\right)$ be given, with $d_{ij} \in \{d_1, d_2, d_3\}$. If*

$$r_i \leq \frac{1}{2}\,,\ c_j \leq \frac{1}{2}$$

for $1 \leq i, j \leq n$, then EDD always produces a feasible schedule for the PHRT-TSA problem.

Proof: We give only a sketch of the proof, since it is very similar to that of two deadlines case. Assume that there are three deadline types, d_1, d_2, d_3, and that:

$$d_1 < d_2 < d_3.$$

Ab absurdo, assume that some deadlines are not met in the schedule generated by EDD, and let $\delta = hd_{ij}$ be the first of such deadlines. We consider the time interval $[0, hd_{ij}]$ if row i or column j are always covered in the interval. If there are switching matrices in which row i and column j are both exposed, then let $\bar{s}$ be the last of such matrices and

assume that $\bar{s} \in [(a-1)d_{ij}, ad_{ij}]$, $a < h$. Then, the deadlines of all the entries in row i or column j occurring before $\bar{s}$ are met, and we consider the interval $[ad_{ij}, hd_{ij}]$.

We distinguish between the following cases, on the basis of the deadline type.

case 1) $\delta = hd_3$

case 2) $\delta = hd_2$

2.1) $(h-a)d_2 < d_3$

2.2) $(h-a)d_2 \geq d_3$

case 3) $\delta = hd_1$

3.1) $(h-a)d_1 < d_2$

3.2) $d_2 \leq (h-a)d_1 < d_3$

3.3) $(h-a)d_1 \geq d_3$

We present only case 3 proof since proof of cases 1 and 2 are very similar to the ones of Theorem 1.

case 3) Assume that $\delta = hd_1$. Again, consider $[ad_1, hd_1]$. Then, $(h-a)(X_1+Y_1)$ represents the type 1 entries that must be scheduled in $[ad_1, hd_1]$. We consider the subcases 3.1, 3.2 and 3.3.

3.1) Assume that $(h-a)d_1 < d_2$. Then we also have: $(h-a)d_1 < d_3$. Assume that kd_3 and fd_2 occur in $[ad_1, hd_1]$: they are the earliest type 3 and type 2 deadlines after $\bar{s}$. Hence, all type 3 and type 2 deadlines are met before $\bar{s}$. Since $(h-a)d_1 < d_2 < d_3$, no other d_2 and d_3 deadline is in $[ad_1, hd_1]$. EDD gives higher priority to type 1 entries over type 2 and type 3 ones in $[ad_1, hd_1]$. So, we do no consider the scheduling of type 2 and type 3 entries in $[ad_1, hd_1]$. Since hd_1 is not met, it result $(h-a)(X_1+Y_1) > (h-a)d_1$, then $\frac{X_1}{d_1} > \frac{1}{2}$ or $\frac{Y_1}{d_1} > \frac{1}{2}$. That is $r_i > \frac{1}{2}$ or $c_j > \frac{1}{2}$, which is a contradiction.

3.2) Assume that $d_2 \leq (h-a)d_1 < d_3$. Let $l_{12} = \lfloor \frac{(h-a)d_1}{d_2} \rfloor$. We can repeat the above argument, by considering also type 2 entries, which must be scheduled at least l_{12} times. $(h-a)(X_1+Y_1) + l_{12}(X_2+Y_2) > (h-a)d_1$. Since $l_{12} \leq \frac{(h-a)d_1}{d_2}$, it leads to the following conclusion:

$$\frac{X_1}{d_1} + \frac{X_2}{d_2} \geq \frac{X_1}{d_1} + \frac{l_{12}X_2}{(h-a)d_1} > \frac{1}{2} \text{ or } \frac{Y_1}{d_1} + \frac{Y_2}{d_2} \geq \frac{Y_1}{d_1} + \frac{l_{12}Y_2}{(h-a)d_1} > \frac{1}{2}$$

That is $r_i > \frac{1}{2}$ or $c_j > \frac{1}{2}$, which is a contradiction.

3.3) Assume that $(h-a)d_1 \geq d_3 > d_2$. Let $l_{13} = \lfloor \frac{(h-a)d_1}{d_3} \rfloor$. Then

$$(h-a)(X_1+Y_1) + l_{12}(X_2+Y_2) + l_{13}(X_3+Y_3) > (h-a)d_1$$

Hence $\frac{X_1}{d_1} + \frac{X_2}{d_2} + \frac{X_3}{d_3} > \frac{1}{2}$ or $\frac{Y_1}{d_1} + \frac{Y_2}{d_2} + \frac{Y_3}{d_3} > \frac{1}{2}$ which is a contradiction.

It is easy to see that Theorem 2 can be extended to the case with an arbitrary number of deadlines:

Theorem 3 *Let a matrix* $\frac{T}{D} = \left(\frac{t_{ij}}{d_{ij}}\right)$ *be given, with* $d_{ij} \in \{d_1, d_2, \cdots, d_m\}$. *If*

$$r_i \leq \frac{1}{2}\ ,\ c_j \leq \frac{1}{2}$$

for $1 \leq i,j \leq n$*, then EDD always generates a feasible schedule for the PHRT-TSA problem.*

The proof of this Theorem follows the pattern of that of Theorems 1 and 2, and so it is omitted here.

Acknowledgement

We thanks Riccardo Bettati for urging us to work on the hard real time setting, and for the helpful discussions.

References

[AMO92] R.K. Ahuja, T.L. Magnanti, and J.B. Orlin, *Network Flows: Theory, Algorithms and Applications.* Prentice Hall, New York, 1992.

[BaB94] P. Barcaccia and M.A. Bonuccelli, "A polynomial time optimal algorithm for time slot assignment in variable bandwidth systems." *ACM-IEEE Transactions on Networking* , Vol. 2, n.3 pp. 247–251, 1994

[BBD96] P. Barcaccia, M. A. Bonuccelli and M. Di Ianni,"Minimum length scheduling of precedence constrained messages in distributed systems." *EuroPar '96 Conference*, Lione, France, (August 1996); *Lecture Notes in Computer Science*, n.1024, pp. 594–601, Springer Verlag, Berlin.

[BCW81] G. Bongiovanni, D. Coppersmith, and C.K. Wong, "An optimal time slot assignment for a SS/TDMA system with variable number of trasponders." *IEEE Transaction on Communication*, Vol.29, pp. 721–726, 1981.

[BC98a] M.A. Bonuccelli and M.C. Clò, "Scheduling of real time messages in optical broadcast-and-select networks" *manuscript, submitted for publication*, available from: http://www.di.unipi.it/ bonucce/HRTsporadico.ps.gz

[BGW91] M. A. Bonuccelli, I. S. Gopal, and C. K. Wong, "Incremental time slots assignment in SS/TDMA satellite systems." *IEEE Transaction on Communication*, Vol.37, pp. 870–874, 1989.

[BM96] M.S. Borella and B. Mukherjee, "Efficient scheduling of nonuniform packet traffic in a WDM/TDM local ligthwave network with arbitrary transceiver tuning latencies." *IEEE J. on Selected Areas on Communication*, Vol.14, pp. 923–934, June 1996.

[CCA96] H. Choi, H.A. Choi and M. Azizoglu, "Efficient scheduling of transmissions in optical broadcast networks." *IEEE/ACM Transaction on Networking*, Vol.4, pp. 913–920, Dec. 1996.

[GH97] J. Giles and B. Hajek, "Scheduling Multirate Periodic Traffic in a Packet Switch." *1997 Conference on Information Sciences and Systems at John Hopkins University*, available in postscript version at http://tesla.csl.uiuc.edu/ hajek/

[GBW83] I. S. Gopal, M. A. Bonuccelli, and C. K. Wong, "Scheduling in multibeam-satellites with interfering zones." *IEEE Transactions on Communication*, Vol.31, pp. 941–951, 1983.

[GGJ78] M. R. Garey, R. L. Graham, and D. S. Johnson, "Performance Guarantees for Scheduling Algorithms.", *Operations Research*. Vol. 26, n. 1, Gen-Feb. 1978, pp. 3–21.

[Hwa93] Kai Hwang,*Advanced Computer Architecture*, McGraw-Hill, Inc., USA, 1993.

[Jain97] R. Jain, K. Somalwar, J. Werth, J.C. Browne, "Heuristics for the Scheduling I/O Operations " *IEEE Transactions on Parallel and Distributd Systems*, Vol. 8 , n. 3, pp. 310–320, Mar. 1997.

[JMI95] F. Jia, B. Mukherjee and J. Iness, "Scheduling variable-length messages in single-hop multichannel local ligthwave networks." *IEEE/ACM Transaction on Networking*, Vol.3, pp. 477–489, Aug. 1995

[KLR94] M. H. Klein, J. P. Lehoczky, and R. Rajkumar, "Rate-Monotonic Analysis for Real-Time Industrial Computing" *IEEE COMPUTER*, pp. 24–33, January 1994.

[Leh94] J.P.Lehoczky, "Real-Time Resource Management Techniques.", J. J. Marciniak, ed., *Encyclopedia of Software Eng.*, John Wiley and Sons, New York, 1994, pp. 1011–1020.

[LeW82] J.Leung and J. Whitehead, "On the Complexity of Fixed-Priority Scheduling of periodic Real-Time tasks.", *Performance Evaluation*, Vol. 2, n. 4, 1982, pp. 237–250.

[LiL73] C.L.Liu and W. Layland, "Scheduling Algorithms for Multiprogramming in a Hard Real-Time Enviroment.", *J.ACM*.Vol. 20,n.1, Jan.1973, pp. 46–61.

[LK82] A.M.Law and W.D. Kelton, "Simulation Modeling and Analysis.", McGraw-Hill, New York, 1982.

[PhLi] I. R. Philp and J. W. Liu, "A Switch Scheduling Problem for Real Time Periodic Messages." Submitted to Telecommunications Systems Journal, available in postscript version at http://pertsserver.cs.uiuc.edu/papers

[PS94] G.R.Pieris and G.H. Sasaki, "Scheduling transmissions in WDM broadcast-and-select networks." *IEEE/ACM Transaction on Networking*, Vol.2, pp. 105–110, Apr. 1994.

[RoA95] G.N. Rouskas and M.H. Ammar, "Analysis and optimization of transmission schedules for single-hop WDM networks." *IEEE/ACM Transaction on Networking*, Vol.3, pp. 211–221, Apr. 1995.

[RoS96] G.N. Rouskas and V. Sivaraman, "On the design of optimal TDM schedules for broadcast WDM networks with arbitrary transceiver tuning latencies." *Proc. IEEE INFOCOM'96*, pp. 1217–1224, 1996.

[Ser72] O.Serlin, "Scheduling of Time Critical Processes.", *Proceedings of the Spring Joint Computer Conference*, 1972, pp. 925–932.

[SSDB95] J.A. Stankovic and M. Spuri and M. Di Natale and G.C. Buttazzo, "Implications of Classical Scheduling Results for Real-Time Systems." *Computer*. pp. 16-25, 1995.

[THW+96] H.Y. Tyan, C.J. Hou, B. Wang, and C.C. Han, "On supporting time-constrained communications in WDMA-based star-coupled optical networks.", *Proc. IEEE Real Time Systems Symposium*, 1996, pp. 175–184.

Appendix

Figure 1: Consider the following traffic and deadline matrices:

$$T = \begin{bmatrix} 1 & 1 & 0 \\ 0 & 1 & 2 \\ 3 & 0 & 1 \end{bmatrix} \qquad D = \begin{bmatrix} 2 & 2 & 0 \\ 0 & 3 & 3 \\ 6 & 0 & 6 \end{bmatrix}$$

According to the definition, we can consider the composition $\frac{T}{D}$:

$$\frac{T}{D} = \begin{bmatrix} 1/2 & 1/2 & 0 \\ 0 & 1/3 & 2/3 \\ 3/6 & 0 & 1/6 \end{bmatrix}$$

In this case, $\Delta = 6$ and we have to find a feasible schedule over time inetrval $[0, 6]$. If we schedule the boxed entries in time slot 1:

$$\begin{bmatrix} 1/2 & \boxed{1/2} & 0 \\ 0 & 1/3 & \boxed{2/3} \\ \boxed{3/6} & 0 & 1/6 \end{bmatrix}$$

then matrix $\frac{T}{D}$ becomes:

$$\frac{T'}{D'} = \begin{bmatrix} 1/1 & 0 & 0 \\ 0 & 1/2 & 1/2 \\ 2/5 & 0 & 1/5 \end{bmatrix}$$

A complete and feasible schedule of the given matrices $\frac{T}{D}$ is the following:

$$\begin{bmatrix} 1/2 & \boxed{1/2} & 0 \\ 0 & 1/3 & \boxed{2/3} \\ \boxed{3/6} & 0 & 1/6 \end{bmatrix} \quad t=0 \qquad \begin{bmatrix} \boxed{1/1} & 0 & 0 \\ 0 & \boxed{1/2} & 1/2 \\ 2/5 & 0 & \boxed{1/5} \end{bmatrix} \quad t=1$$

$$\begin{bmatrix} \boxed{1/2} & 1/2 & 0 \\ 0 & 0 & \boxed{1/1} \\ 2/4 & 0 & 0 \end{bmatrix} \quad t=2 \qquad \begin{bmatrix} 0 & \boxed{1/1} & 0 \\ 0 & 1/3 & \boxed{2/3} \\ \boxed{2/3} & 0 & 0 \end{bmatrix} \quad t=3$$

$$\begin{bmatrix} 1/2 & \boxed{1/2} & 0 \\ 0 & 1/2 & \boxed{1/2} \\ \boxed{1/2} & 0 & 0 \end{bmatrix} \quad t=4 \qquad \begin{bmatrix} \boxed{1/1} & 0 & 0 \\ 0 & \boxed{1/1} & 0 \\ 0 & 0 & 0 \end{bmatrix} \quad t=5$$

Figure 2: Proof of inequalities (2):

Assume that the above inequalities do not hold. For instance, assume that there exists a column j_1 such that:

$$\sum_{i=1}^{n} \frac{t_{ij_1}}{d_{ij_1}} > 1 \tag{12}$$

Let Δ be the l.c.m. of the deadlines. For each entry t_{ij}, let m_{ij} be the multiplicity factor such that $m_{ij}d_{ij} = \Delta$. Hence the factor m_{ij} represents the number of times that t_{ij} must be scheduled in a time period of length Δ.

Then, we can rewrite inequality (12) by introducing the multiplicity factors:

$$\sum_{i=1}^{n} \frac{m_{ij_1}t_{ij_1}}{\Delta} > 1$$

So,

$$\sum_{i=1}^{n} m_{ij_1}t_{ij_1} > \Delta \tag{13}$$

The left-hand side sum in inequality (13) represents the traffic to be sent to destination j_1 during a time period of length Δ. According to the inequality, this traffic is greater than the period length Δ. So, if inequality (13) holds, it is not possible to meet all the deadlines of the column j_1 entries and the schedule is not feasible.
A similar proof holds for the condition on the rows. Then, condition (2) must hold for all entries t_{ij}, $1 \leq i, j \leq n$.

Figure 3: We now show that no feasible schedule exists for matrix (4). Let us give some preliminary definitions.

Definition 8 A switching matrix is said to be *maximum* if it contains exactly one entry in each line. A switching matrix is said to be *maximal* if it has at most one entry in each line, but it is not possible to extend it.

Lemma 3 Consider a doubly stochastic matrix $\frac{T}{D}$. A feasible schedule for such matrix must contain only maximum switching matrices, corresponding to maximum allocations of the slots.

Proof: Assume that the schedule contains a not maximum switching matrix, i.e., which does not allocate an entry belonging to row i_1 and column j_1 in the corresponding slot. Consider row i_1. Until Δ, the schedule allocates a total of $\Delta - 1$ entries in row i_1.
Since the matrix is doubly stochastic, the following equality holds for row i_1:

$$\sum_{j=1}^{n} \frac{t_{i_1 j}}{d_{i_1 j}} \; = \; 1$$

that is

$$\sum_{j=1}^{n} m_{i_1 j} t_{i_1 j} \; = \; \Delta$$

The number of entries to be allocated until Δ in row i_1 is equal to Δ. So, if one entry in row i_1 is not allocated until Δ, then its deadline is missing and the schedule cannot be feasible.
¿From this Lemma, we can derive an easy test for doubly stochastic matrices: if a schedule contains *a not maximum switching matrix*, then the schedule is *not feasible.*

We want to prove that there does not exist a feasible schedule for matrix (4):

$$\begin{bmatrix} 0 & 1/3 & 1/3 & 1/3 \\ 1/3 & 1/2 & 1/6 & 0 \\ 1/3 & 0 & 1/2 & 1/6 \\ 1/3 & 1/6 & 0 & 1/2 \end{bmatrix}$$

Since $r_i = c_j = 1, 1 \leq i, j \leq n$, we consider schedules formed only by maximum switching matrices.
Because of the matrix symmetry, there are only three different maximum switching matrices:

1) $\begin{bmatrix} 0 & \boxed{1/3} & 1/3 & 1/3 \\ \boxed{1/3} & 1/2 & 1/6 & 0 \\ 1/3 & 0 & \boxed{1/2} & 1/6 \\ 1/3 & 1/6 & 0 & \boxed{1/2} \end{bmatrix}$ $t = 0$

2) $\begin{bmatrix} 0 & \boxed{1/3} & 1/3 & 1/3 \\ 1/3 & 1/2 & \boxed{1/6} & 0 \\ \boxed{1/3} & 0 & 1/2 & 1/6 \\ 1/3 & 1/6 & 0 & \boxed{1/2} \end{bmatrix}$ $t = 0$

$$3)\begin{bmatrix} 0 & \boxed{1/3} & 1/3 & 1/3 \\ 1/3 & 1/2 & \boxed{1/6} & 0 \\ 1/3 & 0 & 1/2 & \boxed{1/6} \\ \boxed{1/3} & 1/6 & 0 & 1/2 \end{bmatrix}$$
$$t = 0$$

Consider matrix 1: since we look for maximum switching matrices, the successive switching matrices are the following:

$$\begin{bmatrix} 0 & 0 & \boxed{1/2} & 1/2 \\ 0 & \boxed{1/1} & 1/5 & 0 \\ 1/2 & 0 & 0 & \boxed{1/5} \\ \boxed{1/2} & 1/5 & 0 & 0 \end{bmatrix} \qquad \begin{bmatrix} 0 & 0 & 0 & \boxed{1/1} \\ 0 & 1/2 & \boxed{1/4} & 0 \\ \boxed{1/1} & 0 & 1/2 & 0 \\ 0 & \boxed{1/4} & 0 & 1/2 \end{bmatrix}$$
$$t = 1 \qquad\qquad t = 2$$

$$\begin{bmatrix} 0 & 1/3 & 1/3 & 1/3 \\ 1/3 & 1/1 & 0 & 0 \\ 1/3 & 0 & 1/1 & 0 \\ 1/3 & 0 & 0 & 1/1 \end{bmatrix}$$
$$t = 3$$

and the resulting schedule is not feasible since the last matrix cannot be scheduled without missing a deadline.

Consider now matrix 2: the successive switching matrices are:

$$\begin{bmatrix} 0 & 0 & 1/2 & \boxed{1/2} \\ 1/2 & \boxed{1/1} & 0 & 0 \\ 0 & 0 & \boxed{1/1} & 1/5 \\ \boxed{1/2} & 1/5 & 0 & 0 \end{bmatrix} \qquad \begin{bmatrix} 0 & 0 & \boxed{1/1} & 0 \\ \boxed{1/1} & 1/2 & 0 & 0 \\ 0 & 0 & 1/2 & \boxed{1/4} \\ 0 & \boxed{1/4} & 0 & 1/2 \end{bmatrix}$$
$$t = 1 \qquad\qquad t = 2$$

$$\begin{bmatrix} 0 & 1/3 & 1/3 & 1/3 \\ 1/3 & 1/1 & 0 & 0 \\ 1/3 & 0 & 1/1 & 0 \\ 1/3 & 0 & 0 & 1/1 \end{bmatrix}$$
$$t = 3$$

Again, last matrix cannot be scheduled without missing a deadline. So the whole schedule is not feasible.

Lastly, consider matrix 3:

$$\begin{bmatrix} 0 & 0 & 1/2 & 1/2 \\ 1/2 & 1/1 & 0 & 0 \\ 1/2 & 0 & 1/1 & 0 \\ 0 & 1/5 & 0 & 1/1 \end{bmatrix}$$
$$t = 1$$

This matrix cannot be scheduled meeting all the deadlines. So, matrix 3 leads to a not feasible schedule.

Figure 4:

Algorithm EDD:

$k \leftarrow 1$; $succ \leftarrow true$; $\tau \leftarrow 0$;
$\Delta \leftarrow$ l.c.m.(d_{ij}); $T_2 \leftarrow T$; $D_2 \leftarrow D$;
sort all the deadline occurrences, until Δ, and put them in *occur*;
while $\tau < \Delta$ **and** $succ$ **do**
begin
  $list \leftarrow Sort[D_2]$;
  $T_1 \leftarrow T$; $S_k \leftarrow 0$;
  while $T_1 \neq 0$ **do**
  begin
    scan $list$ from the first entry,
    until you find one with $t_{ij}^1 > 0$;
    set s_{ij}^k to t_{ij}^1;
    set row i and column j of T_1 to zero;
  end;
  find the minimum positive value sk_{min} in S_k;
  set all non zero entries of S_k equal to sk_{min};
  $T_2 \leftarrow T_2 - S_k$; $D_2 \leftarrow D_2 - sk_{min}$;
  $\tau \leftarrow \tau + sk_{min}$;
  if $\tau = \Delta - 1$
    then Stop with $succ = true$
      and $\{S_1, S_2, \ldots, S_m\}$ is the schedule for T and D
    else if $d_{ij} - t_{ij} \geq 0$ for each $t_{ij} > 0$
      then $k \leftarrow k + 1$
      else $succ = false$;
  if $occur \neq \emptyset$ **and** $\tau =$ *occur*$[1]$ **then**
  begin
    find d_{ij} such that τ **mod** $d_{ij} = 0$;
    set $t_{ij}^2 = t_{ij}$, $d_{ij}^2 = d_{ij}$;
    $occur \leftarrow occur$ - $occur[1]$;
  end
end;

Figure 5: The feasible schedule generated by EDD for matrix (5):



Figure 6: Proof of Lemma 2:

Given the structure of matrix (11), EDD always meets all d_1 deadlines. Indeed, there are no conflicts on type 1 entries. Besides, there are only two entries on each column and deadline d_1 is equal to 2. So, if a type 2 entry of a column is scheduled in a slot, it is always possible to schedule a type 1 entry of the same column in the next slot. Hence, each deadline d_1 is met.

Consider row 1 of matrix (11): its initial entry sum is equal to

$$r_1 = \frac{n}{d_2}.$$

Since $d_1 = 2 < d_2$, algorithm EDD schedules all type 1 entries and no entry in row 1 in the first time slot. Then, it schedules one entry in row 1 in the 2-th time slot. Time $t = 2$ is next release time of type 1 entries, that will be all scheduled in the 3-rd time slot, and so on. So, in row 1, an entry is scheduled every two slots and the value at the denominator is decreased by one at each time slot. There are two cases, according

whether d_2 is even or odd. Assume that d_2 is even and let $\alpha = \frac{d_2}{2}$. After $2\alpha = d_2$ slots, the entry sum of row 1 is:

$$r'_1 = \frac{n-1-\alpha}{d_2 - 2\alpha}$$

Since $2\alpha = d_2$, then $d_2 - 2\alpha = 0$. In order to meet deadline d_2, all entries in row i have to be scheduled within d_2. That is, the numerator $n-1-\alpha$ must be less than or equal to zero:

$$n - 1 - \alpha \leq 0$$

that is

$$n - 1 - \frac{d_2}{2} \leq 0.$$

So,

$$2n - 2 - d_2 \leq 0 \;\; \Rightarrow \;\; d_2 \geq 2n - 2.$$

Hence, if d_2 is even and $d_2 \geq 2n-2$, then all type 2 entries are scheduled within their deadlines. Therefore, EDD meets all deadlines. Assume now that d_2 is odd and let $\alpha = \lfloor \frac{d_2}{2} \rfloor$. Then $2\alpha + 1 = d_2$. After $2\alpha = d_2 - 1$ slots, the entry sum of row 1 is:

$$r'_1 = \frac{n-1-\alpha}{d_2 - 2\alpha}$$

Since $2\alpha = d_2 - 1$, then $d_2 - 2\alpha = 1$. Deadline d_2 is met if $n-1-\alpha$ is not larger than one:

$$n - 1 - \alpha \leq 1$$

that is

$$n - 1 - (\frac{d_2 - 1}{2}) \leq 1.$$

Hence

$$2n - 2 - d_2 + 1 \leq 2 \;\; \Rightarrow \;\; d_2 \geq 2n - 3.$$

So, if d_2 is odd and $d_2 \geq 2n-3$, EDD meets all deadlines of matrix (11).