Abstract

Although sort has been extensively studied in many research works, it still remains a challenge in particular if we consider the implications of novel processor technologies such as manycores (i.e. GPUs, Cell/BE, multicore, etc.). In this paper, we compare different algorithms for sorting integers on stream multiprocessors and we discuss their viability on large datasets (such as those managed by search engines). In order to fully exploit the potentiality of the underlying architecture, we designed an optimized version of sorting network in the K-model, a novel computational model designed to consider all the important features of many-core architectures. According to K-model, our bitonic sorting network mapping improves the three main aspects of many-core architectures, i.e. the processors exploitation, and the on-chip/off-chip memory bandwidth utilization. Furthermore we are able to attain a space complexity of $\Theta(1)$. We experimentally compare our solution with state-of-the-art ones (namely, quick-sort and radix-sort) on GPUs. We also compute the complexity in the K-model for such algorithms. The conducted evaluation highlight that our bitonic sorting network is faster than quick-sort and slightly slower than radix, yet being an in-place solution it consumes less memory than both algorithms.

Keywords: Stream programming, Graphical Processor Unit, Bitonic Sorting Network, Computational model

1. Introduction

Given the demand of massive computing power in modern video game applications, GPUs (as well as the Cell/BE) are designed to be extremely fast at rendering large graphics data sets (e.g. polygons and pixels). Indeed, inspired by the attractive performance/cost ratio, several studies adopt such type of processors also for carrying out data-intensive and general-purpose tasks. For some problems, such as Web information retrieval, the results obtained, in term of computational latency, outperform those obtained using classical processors. Recently, there have been some efforts aimed at developing basic programming models like Map-Reduce. For example Bingsheng et al. (2008) designed Mars, a Map-Reduce framework, on graphics processors, and Kruijf and Sankaralingam (2007) presented an implementation of Map-Reduce for the Cell architecture.

The main idea in modern processors like GPUs, Sony’s Cell/BE, and multi-core CPUs, is stuffing several computing cores (from a few to a few hundreds) on a single chip. In current CPUs a common design practice is to devote a huge percentage of the chip-area to cache mechanism and memory management, in general. Differently from standard CPUs, the majority of the chip-area in modern manycores is devoted to implement computational units. For this reason, they are able to perform specialized computations over massive streams of data in a fraction of the time needed by traditional CPUs. The counterpart, though, is that it is difficult for the programmer to write applications able to reach the maximum level of performance they support.
In this paper we digress from the motivation of sorting efficiently a large amount of data on modern GPUs to propose a novel sorting solution that is able to sort in-place an array of integers. In fact, sorting is a core problem in computer science that has been extensively researched over the last five decades, yet it still remains a bottleneck in many applications involving large volumes of data. Furthermore, sorting constitutes a basic building block for Large Scale Distributed Systems for IR. First of all, as we show in Section 3, sorting is the basic operation for indexing. Large scale indexing, thus, required scalable sorting. Second, the technique we are introducing here is viable for Distributed Systems for IR since it is designed to run on GPUs that are considered as a basic building block for future generation data-centers (Barroso and Hölsle, 2009). Our bitonic sorting network can be seen as a viable alternative for sorting large amounts of data on GPUs.

During our research we studied a new function to map Bitonic Sorting Network (BSN) on GPU exploiting its high bandwidth memory interface. We also present this novel data partitioning schema that improves GPU exploitation and maximizes the bandwidth with which the data is transferred between on-chip and off-chip memories. It is worth noticing that being an in-place sorting based on bitonic networks our solution uses less memory than non in-place ones (e.g. (Cederman and Tsigas, 2008) and (Sengupta et al., 2007)), and allows larger datasets to be processed. Space complexity is an important aspect when sorting large volume of data, as it is required by large-scale distributed system for information retrieval (LSDS-IR).

To design our sorting algorithm in the stream programming model, we started from the popular BSN, and we extend it to adapt to our target architecture. Bitonic sort is one of the fastest sorting networks (Batcher, 1968). Due to its large exploitation bitonic sorting is one of the earliest parallel sorting algorithms proposed in literature (Batcher, 1968). It has been used in many applications. Examples are the divide-and-conquer strategy used in the computation of the Fast Fourier Transform (Govindaraju and Manocha, 2007), Web information retrieval (Capannini et al., 2009), and some new multicasting network (Al-Hajery and Batcher, 1993).

The main contributions of this paper are the following:

- We perform a detailed experimental evaluation of state-of-the-art techniques on GPU sorting and we compare them on different datasets of different size and we show the benefits of adopting in-place sorting solutions on large datasets.

- By using the performance constraints of a novel computational model we introduce in Capannini et al. (2010), we design a method to improve the performance (both theoretical and empirical) of sorting using butterfly networks (like bitonic sorting). Our theoretical evaluation, and the experiments conducted, show that following the guidelines of the method proposed improve the performance of bitonic sorting also outperforming other algorithms.

This paper is organized as follows. Section 2 discusses related works. Section 3 introduces some relevant characteristics about the applicability of GPU-based sorting in Web Search Engines. Section 4 presents some issues arising from the stream programming model and the single-instruction multiple-data (SIMD) architecture. Section 5 describes the new function to map BSN on GPU we propose. Section 6 and Section 7 presents the results obtained in testing the different solutions on synthetic and real dataset. Section 8 presents the conclusions and discusses how to evolve in this research activity.

2. Related Work

In the past, many authors presented bitonic sorting networks on GPUs (e.g., Govindaraju et al., 2006), but the hardware they use belongs to previous generations of GPUs, which does not offer the same level of programmability of the current ones.

Since most sorting algorithms are memory-bound, it is still a challenge to design efficient sorting methods on GPUs.

Purcell et al. (2003) present an implementation of bitonic merge sort on GPUs based on an original idea presented by Kapasi et al. (2000). Authors apply their approach to sort photons into a spatial data structure providing an efficient search mechanism for GPU-based photon mapping. Comparator stages are
entirely realized in the fragment units\(^1\), including arithmetic, logical and texture operations. Authors report their implementation to be compute-bound rather than bandwidth-bound, and they achieve a throughput far below the theoretical optimum of the target architecture.

In (Kipfer et al., 2004; Kipfer and Westermann, 2005) it is shown an improved version of the bitonic sort as well as an odd-even merge sort. They present an improved bitonic sort routine that achieves a performance gain by minimizing both the number of instructions executed in the fragment program and the number of texture operations.

Greß and Zachmann (2006) present an approach to parallel sort on stream processing architectures based on an adaptive bitonic sorting (Bilardi and Nicolau, 1986). They present an implementation based on modern programmable graphics hardware showing that they approach is competitive with common sequential sorting algorithms not only from a theoretical viewpoint, but also from a practical one. Good results are achieved by using efficient linear stream memory accesses, and by combining the optimal time approach with algorithms.

Govindaraju et al. (2005) implement sorting as the main computational component for histogram approximation. This solution is based on the periodic balanced sorting network method by Dowd et al. (1989). In order to achieve high computational performance on the GPUs, they used a sorting network based algorithm, and each stage is computed using rasterization. Later, they presented a hybrid bitonic-radix sort that is able to sort vast quantities of data, called GPUTeraSort (Govindaraju et al., 2006). This algorithm was proposed to sort record contained in databases using a GPU. This approach uses the data and task parallelism to perform memory-intensive and compute-intensive tasks on GPU, while the CPU is used to perform I/O and resource management.

Cederman and Tsigas (2008) show that GPU-Quicksort is a viable sorting alternative. The algorithm recursively partition the sequence to be sorted with respect to a pivot. This is done in parallel by each GPU-thread until the entire sequence has been sorted. In each partition iteration, a new pivot value is picked up and as a result two new subsequences are created that can be sorted independently by each thread block. The conducted experimental evaluation point out the superiority of GPU-Quicksort over other GPU-based sorting algorithms.

Recently, Sengupta et al. (2007) present a Radix-sort and a Quicksort implementation based on segmented scan primitives. Authors presented new approaches to implement several classic applications using this primitives, and show that this primitives are an excellent match for a broad set of problems on parallel hardware.

### 3. Application to Data Indexing

Large-scale and distributed applications in Information Retrieval such as crawling, indexing, and query processing have to exploit the computational power of novel computing architectures to keep up with the exponential growth in Web content. In this paper, we focus our attention on a core phase of one of the main components of a large-scale search engine: the indexer. In the indexing phase, each crawled document is converted into a set of word occurrences called hits. For each word the hits record: frequency, position in document, and some other information. Indexing, then, can be considered as a “sort” operation on a set of records representing term occurrences (Baeza-Yates et al., 2007). Records represent distinct occurrences of each term in each distinct document. Sorting efficiently these records using a good balance of memory and disk exploitation, is very challenging. In the last years it has been shown that sort-based approaches (Witten et al., 1999), or single-pass algorithms (Lester, 2005), are efficient in several scenarios, and in particular where indexing of a large amount of data has to be performed with limited resources. A sort-based approach first makes a pass through the collection assembling all termID-docID pairs. Then, it sorts the pairs with termID as primary key and docID as the secondary key. Finally, it organizes the docIDs for each termID into a postings list (it also computes statistics like term and document frequency). For small collections, all this can be done in memory. When memory is not sufficient, we resort to use an external

---

\(^1\)In addition to computational functionality, fragment units also provide an efficient memory interface to server-side data, i.e. texture maps and frame buffer objects.
sorting algorithm (Manning et al., 2008). The main requirement of such algorithm is the minimization of the number of random disk seeks during sorting. A possible approach is Blocked Sort-Based Indexing (BSBI). BSBI works by segmenting a collection into parts of equal size, then it sorts the termID-docID pairs of each part in memory, finally stores intermediate sorted results on disk. When all the segments are sorted, it merges all intermediate results into the final index. A more scalable alternative is Single-Pass In-Memory Indexing (SPIMI). SPIMI uses terms instead of termIDs, writes each blocks dictionary to disk, and then starts a new dictionary for the next block. SPIMI can index collections of any size as long as there is enough disk space available. The algorithm parses documents and turns them into a stream of term-docID pairs, called tokens. Tokens are then processed one by one. For each token, SPIMI adds a posting directly to its postings list. Differently from BSBI where all termID-docID pairs are collected and then sorted, in SPIMI each postings list grows dynamically. This means that its size is adjusted as it grows. This has two advantages: it is faster because there is no sorting required, and it saves memory because it keeps track of the term a postings list belongs to, so the termIDs of postings need not be stored. When memory finished, SPIMI writes the index of the block (which consists of the dictionary and the postings lists) to disk. Before doing this, SPIMI sorts the terms to facilitate the final merging step: if each blocks postings lists were written in unsorted order, merging blocks could not be accomplished by a simple linear scan through each block. The last step of SPIMI is then to merge the blocks into the final inverted index. SPIMI, which time complexity is lower because no sorting of tokens is required, is usually preferred with respect to BSBI. All in all, in both indexing methods we mention, sorting is a core step: BSBI sorts the termID-docID pairs of all parts in memory, SPIMI sorts the terms to facilitate the final merging step (Manning et al., 2008).

4. Key Aspects of Manycore Program Design

GPUs have been originally designed to execute geometric transformations that generate a data stream of pixels to be displayed.

In general, a program is processed by a GPU by taking as input a stream of data to be distributed among different threads running on multiple SIMD processors. Each thread processes its own portion of data stream, generates the results and writes them back to the main memory.

4.1. The SIMD Architecture

SIMD machines, also knows as processor-array machines, basically consists of an array of execution units (EUs) connected together by a network (Kumar, 2002). This processor array is connected to a control processor, which is responsible for fetching and interpreting instructions. The control processor issues arithmetic and data processing instructions to the processor array and handles any control flow or serial computation that cannot be parallelized. Execution units, thus, can be individually disabled to allow conditional branches to be executed. Although SIMD machines are very effective for certain classes of problems, the architecture is specifically tailored for compute-intensive jobs. For this reason it is usually quite “inflexible” on some classes of problems.

4.2. The Stream Programming Model

A stream program (Khailany et al., 2001) organizes data as streams and expresses all computation as kernels. A stream is a sequence of homogeneous data elements, that are defined by a regular access pattern. A kernel typically loops through all the input stream elements, performing a sequence of operations on each element, and appending results to an output stream.

These operations should usually be arranged in a way to increase the amount of parallel instructions executed by the operation itself. Moreover, they should not access arbitrary memory locations. To avoid expensive concurrent memory access operations they should work on each stream element independently. If all the above constraints are satisfied, each element of the input stream can be processed simultaneously allowing kernels to exhibit a large amount of data parallelism. Task parallelism, instead, can be obtained by allowing kernels to simultaneously access elements from the stream, this can only be accomplished if elements are opportunely arranged in main memory to disallow concurrent accesses to overlapping memory
areas. Furthermore, other important features shared by all efficient stream-based applications are: elements are read and computed once from memory, and applications perform a high number of arithmetic operations per memory reference, i.e. applications are compute-intensive.

4.3. K-model: A Many-core Stream-Based Computational Model

K-model has been designed to model all the main peculiarities of the novel generation of stream multiprocessors (Capannini et al., 2010). It is not the main goal of this paper to present in details K-model. Instead, we report, briefly, the main peculiarities we need in order to understand, discuss, and compare our approaches.

K-model consists of a computer with an array of $k$ scalar execution units linked to a single instruction unit. The memory hierarchy consists of an external memory and a local memory made of a set of private registers, and a shared memory of $\sigma$ locations equally divided into $k$ parallel modules.

According to K-model, each kernel of the algorithm is evaluated by measuring the time complexity, the computational complexity, and the number of memory transactions, related to the computation of its stream elements. In order to compute the overall algorithm’s complexity the three complexities are managed separately and, the complexity of a kernel is obtained by multiplying the complexity of a stream element by the total number of elements in a stream.

The time complexity is defined as the sum of the latencies of each instruction an algorithm performs. It can be thought of as the parallel complexity of the algorithm assuming a collection of $k$ scalar processors. K-model evaluates the latency of a data-access instruction proportionally to the level of contention it generates. Whenever an instruction addresses a shared memory location with no bank conflict or a register, the latency of the instruction is 1. Otherwise, the latency of a data-access instruction corresponds to the highest number of requests involving one of the $k$ memory banks. Regarding arithmetic instructions, their latency has unitary cost.

The computational complexity is defined as the classical sequential complexity assuming we are simulating the execution of the algorithm on a serial RAM. If the result obtained by dividing the computational complexity by the time complexity, is close to $k$, it means that the majority of the $k$ computational elements are simultaneously working, and the designed algorithm is efficient.

To evaluate the number of memory transactions, we need to take into account the data transfers from/to the off-chip memory. To minimize this quantity, off-chip memory accesses are to be “coalesced” into a unique memory transaction. In other words accesses have to be constrained to refer to locations lying in the same size-$k$ segment for each memory transaction.

5. K-Model-based Bitonic Sorting Network

A sorting network is a mathematical model of a sorting algorithm that is made up of a network of wires and comparator modules. The sequence of comparisons thus does not depend on the order with which the data is presented. The regularity of the schema used to compare the elements to sort makes this kind of sorting network particularly suitable for partitioning the elements in the stream programming fashion, as K-model requires.

In particular, BSN is based on repeatedly merging two bitonic sequences\(^2\) to form a larger bitonic sequence (Knuth, 1973). On each bitonic sequence the bitonic split operation is applied. After the split operation, the input sequence is divided into two bitonic sequences such that all the elements of one sequence are smaller than all the elements of the second one. Each item on the first half of the sequence, and the item in the same relative position in the second half are compared and exchanged if needed. Shorter bitonic sequences are obtained by recursively applying a binary merge operation to the given bitonic sequence (Batcher, 1968). The recursion ends and the sequence is sorted when the input of the merge operation is reduced to singleton sequences. Figure 1 shows graphically the various stages described above.

\(^2\)A bitonic sequence is composed of two sub-sequences, one monotonically non-decreasing and the other monotonically non-increasing.
Algorithm 1 BitonicSort ($A$)

1: $n \leftarrow |A|
2: \text{for } s = 1 \text{ to } \log n \text{ do}
3: \quad \text{for } c = s - 1 \text{ to } 0 \text{ step } -1 \text{ do}
4: \quad \quad \text{for } r = 0 \text{ to } n - 1 \text{ do}
5: \quad \quad \quad \text{If } \frac{r}{2^c} \equiv \frac{s}{2^c} \pmod{2} \land A[r] > A[r \oplus 2^c] \text{ then Swap}(A[r], A[r \oplus 2^c])$
parts (Figure 4). For example, referring to the last merging step of a BSN all the items would be mapped into a unique part. This is clearly non admissible since the architectural constraints limit the number of items that can be stored locally (i.e. the size of a stream element). In particular in the K-model, such limit is fixed by the $\sigma$ parameter, i.e. the amount of memory available for each stream element.

In our solution we define different partition depending on which step of the BSN we are. Each partitioning induces a different stream. Each stream, in turn, needs to be computed by a specific kernel that efficiently exploits the characteristic of the stream processor.

![kernel stream diagram](image1)

Figure 3: Example of a kernel stream comprising more steps of a BSN. The subset of items composing each element must perform comparison only inside itself.

Since each kernel invocation implies a communication phase, such mapping should be done in order to reduce the communication overhead. Specifically, this overhead is generated whenever a processor begins or ends the execution of a new stream element. In those cases, the processor needs to flush the results of the previous computation stored in the local memory, and then to fetch the new data from the off-chip memory. Taking into account the K-model rule, depending on the pattern used to access the off-chip memory, the “latency” of such transfer can increase up to $k$ times translating in an increase of up to one order of magnitude when measured on the real architecture.

![kernel stream diagram](image2)

Figure 4: Increasing the number of steps covered by a partition, the number of items included doubles. A, B and C are partitions respectively for local memory of 2, 4 and 8 locations.
Resuming, in order to maintain the communication overhead as small as possible, our goals are: (i) to minimize the number of communications between the on-chip memory and the off-chip one, (ii) to maximize the bandwidth with which such communications are done. Interestingly, the sequential version of the bitonic network algorithm exposes a pattern made up of repeated comparisons. It turns out that this core set of operations can be then optimally reorganized in order to meet the two goals above described.

Let us describe how a generic bitonic network sorting designed for an array $A$ of $n=2^k$ items, with $i \in \mathbb{N}^+$, can be realized in K-model.

In order to avoid any synchronization, we segment the $n$ items in such a way each part contains all the items to perform some steps without accessing the items in other parts. Since the items associated with each stream element have to be temporarily stored in the on-chip memory, the number of items per part is bounded by the size of such memory. In the follow, we show the relation between the number of items per part, and the number of steps each kernel can perform. This relation emerges from the analysis of Algorithm 1.

Briefly, to know how many steps can be included in the run of a partition, we have to count how many distinct values the variable $c$ can assume. First of all, by the term step we refer to the comparisons performed in the loop at line 4 of Algorithm 1. Furthermore, let $c$ and $s$ be the variables specified in Algorithm 1, the notation $\text{steps}_{c,s}$ represents the step performed when $c = \bar{c}$ and $s = \bar{s}$. At each step, the indexes of the two items involved in the comparison operation are expressed as a function of the variable $c$.

**Claim 1.** Within a $\text{steps}_{c,s}$ two elements are compared, if and only if, the binary representation of their relative indexes differ only by the $c$-th bit.

**Proof.** By definition of bitwise $\oplus$ the operation $r \oplus 2^c$, invoked at line 5, corresponds to flipping the $c$-th bit of $r$, in its binary representation.

The claim above gives a condition on the elements of the array $A$ involved in each comparison of a step. Given an element $A[r]$ at position $r$ this is compared with the one whose position is obtained by fixing all the bits in the binary representation of $r$ but the $c$-th one which is, instead, negated. The previous claim can be extended to define what are the bits flipped to perform the comparisons done within a generic number of consecutive steps, namely $k$, called $k$-superstep$^3$. This definition straightforwardly follows from the Algorithm 1, and it is divided in two cases, specifically for $k \leq s$ and $k > s$.

**Definition 1 ($\Gamma$-sequence).** Within the $k$-superstep starting at $\text{steps}_{c,s}$, with $1 \leq k \leq s$, the sequence $\Gamma$ of bit positions that Algorithm 1 flips when it performs the comparisons is defined as follows:

$$
\Gamma = \begin{cases} 
\Gamma_\geq = [c, c - k) & \text{if } c > k \\
\Gamma_\leq = [s, s - k + c + 1) \cup [c, 0] & \text{otherwise}
\end{cases}
$$

The sequence basically consists of the enumeration of the different values taken by $c$ in the $k$-superstep considered. It is worth being noted that the values assigned to $c$ in the $k$ steps are distinct because of the initial condition $k \leq s$. Now, let us consider the behavior of the Algorithm 1 when $s < k$. In particular, let us restrict to the definition of $\Gamma$ in steps from $\text{steps}_{1,0}$ to $\text{steps}_{k,0}$. Since $c$ is bounded from above by $s < k$, for each considered step $c$ can only assume values in the range $(k, 0]$. Note that, in this case, the number of steps covered by flipping the bit positions contained in the sequence is $\frac{k}{2}(k + 1)$, instead of $k$.

**Definition 2 ($\Gamma_0$-sequence).** The sequence $\Gamma_0 = (k, 0]$ corresponds to bit positions that Algorithm 1 flips when it performs the comparisons within the $\frac{k}{2}(k + 1)$ steps starting from $\text{steps}_{1,0}$.

To resume, given a generic element $A[r]$, with $0 \leq r < n$, and considering a superstep of the bitonic network, the only bits of $r$ flipped by Algorithm 1 to identify the corresponding elements to compare with are those identified by the sequence $\Gamma$ of bit positions. Thus, bit positions that do not occur in $\Gamma$ are identical for the elements compared with $A[r]$ in such superstep. By definition of the $\Gamma$-sequence, we can retrieve the following claim.

$^3$In the rest of the paper we denote a sequence of integers by putting the greater value on the left of the range. For example, the sequence formed by the elements in $\{i | m \leq i < M\}$ is denoted by $(M, m)$.
Claim 2. Let $A[r]$ and $A[q]$ be two elements of $A$. Given a superstep and its $\Gamma$-sequence, $A[r]$ and $A[q]$ belong to the same partition if and only if $\forall i \not\in \Gamma$. $r[i] = q[i]$, where the notation $r[i]$ denotes the $i$-th bit of the binary representation of $r$.

From the previous claims, we can also retrieve the size of each partition as function of $\Gamma$.

Lemma 1. Each part is composed by $2^{|\Gamma|}$ items.

Proof. By induction on the length of $\Gamma$. When $|\Gamma| = 1$, an item is compared with only another one, by Claim 1. So each part is made up of 2 items. For the inductive step, let us consider the next step in the superstep. Each of the previous items is compared with an element not yet occurred, due to the new value of $c$ that implies to flip a new bit position. Since each item forms a new pair to compare, the number of items to include in the part doubles, namely it is $2 \times 2^{|\Gamma|} = 2^{|\Gamma|+1}$.

From the above lemma, and because each partition covers all the elements of $A$, it follows directly that

Corollary 1. The number of parts for covering all the comparisons in the superstep is $2^{\log n - |\Gamma|}$.

The previous claim can be extended to define the $\Gamma$-partition procedure.

Definition 3 ($\Gamma$-partition). Given a $k$-superstep, the relative $\Gamma$-partition is the set of parts $\mathcal{P} = \{p_i\}$, for $0 \leq i < 2^{\log n - |\Gamma|}$ where each part is constructed by means of Algorithm 2.

Algorithm 2 BuildPartition ($A, n, k, \Gamma$)

1: /* create a bit-mask corresponding to the fixed $\log n - k$ bits whose positions are not in $\Gamma$ */
2: $j = 0, m = 0$;
3: for $b = 0$ to $\log n - 1$ do
4: \hspace{1em} if $b \not\in \Gamma$ then $m[b] = i[j];$ $j = j + 1$;
5: /* populate the partition using the bit-mask $m$ defined in the previous step */
6: for $c = 0$ to $2^k - 1$ do
7: \hspace{1em} $j = 0, r = m$;
8: for $b = 0$ to $\lceil \log n \rceil - 1$ do
9: \hspace{2em} if $b \in \Gamma$ then $r[b] = e[i], i = i + 1$;
10: $p_i = p_i \cup A[r]$;

Now, let us make some consideration about the communication overhead discussed above. Each time we perform a stream, the computation is charged of the time spent to fetch all $n$ elements divided among the different parts, then to write them back. In order to minimize this overhead, we need to minimize the number of streams needed to cover all the network, i.e. to maximize the number of steps performed within each partition. Because each $\Gamma$-sequence is made up of $2^{|\Gamma|}$ items, see Lemma 1, and in the K-model the data of each part has to fit in the local memory of $\sigma$ locations, the optimal size for $\Gamma$ is $\log \sigma$. Then, each $\Gamma$-partition forms a stream that feeds an appropriate kernel. Due to the mapping we design, each part is modeled as a bitonic network (see Algorithm 3). It is possible to show that such a modeling allows to always keep the $k$ executors active. At the same time, the contention to access the $k$ on-chip memory banks is balanced. Note that, in the K-model rule, by balancing the contention the latency of the accesses is reduced because the maximum contention is lower.

The pseudo-code in Algorithm 3 discards some side aspects, to focus the main technique. In particular it takes a part ($A_p$) and the related $\Gamma$-sequence ($\Gamma$), then performs all due comparisons in-place. The procedure InsAt $(N, x, p)$ inserts the bit $x$ at the position $c$ of the binary representation of $N$, for example InsAt $(7, 0, 1) = 1101 = 13$. The procedure Compare&Swap performs the comparisons between the argument elements and, if needed, swaps them. Note that, each RunStreamElement execution is free from conditional branch instructions. This is a very important feature for a SIMD algorithm, avoiding, in fact, divergent execution paths that are serialized by the (single) instruction unit of the processor.
Algorithm 3 RunStreamElement \((A_p, \Gamma)\)

1: \textbf{for each} \(id \in [0, k-1]\) \textbf{parallel do}
2: \hspace{1em} \(n = \log_2(\sigma)\)
3: \textbf{for} \(i = 0\) \textbf{to} \(n-1\) \textbf{do}
4: \hspace{1em} \(c = \Gamma[i]\)
5: \textbf{for} \(j = id\) \textbf{to} \(n/2 - 1\) \textbf{step} \(k\) \textbf{do}
6: \hspace{2em} \(p = \text{InsAt}(j, 0, c)\)
7: \hspace{2em} \(q = \text{InsAt}(j, 1, c)\)
8: \hspace{2em} \text{Compare\&Swap} \((A_p[p], A_p[q])\)

In a previous work we argued that minimizing the number of data-transfers is not enough (Capannini et al., 2009). In particular, in the cache-based model, proposed by Frigo et al. (1999), the bandwidth needed to replace a cache-line, in the case of cache-miss, is constant. Following the K-model rules (Capannini et al., 2010), the memory bandwidth is fully exploited when simultaneous memory accesses can be coalesced into a single memory transaction. This means that it is possible to reduce the latency of data transfer by reorganizing in the proper manner the accesses to the off-chip memory.

In the rest of the section we will refer a sequence of \(k\) consecutive addresses with the term \(k\)-coalesced set, and we will say that a part, or the associated \(\Gamma\)-sequence, satisfies the \(k\)-coalesced condition when its values are related only to sets that are \(k\)-coalesced. Specifically, for Definition 3, such a \(\Gamma\)-sequence satisfies the \(k\)-coalesced condition when it contains all the values in the range from 0 to \(\log k - 1\).

Let us analyze the \(k\)-coalesced condition in the K-model. By definition of \(\Gamma\)-sequence, when we fall into a \(\Gamma_{<}\) case and \(c > \log k\), the \(k\)-coalesced condition is verified because the \(\Gamma\)-partition accesses to \(2^{c+1}\)-coalesced subsets of positions. When \(c \leq \log k\), and we are still in the \(\Gamma_{<}\) case, we need to access to longer consecutive sequences of addresses to satisfy the \(k\)-coalesced condition. On the other hand when we fall into a \(\Gamma_{\geq}\)-sequence, no consecutive addresses are included in the relative partitions, because the value 0 cannot be included in such type of sequence, for Definition 1. Eventually, the \(\Gamma_0\) sequence is composed of a unique sequence of contiguous addresses.

To satisfy the \(k\)-coalesced condition for all the generated \(\Gamma\)-partitions, we move some pairs of items from a part of the current partition to another part. The aim is to group in the same memory transaction items having consecutive addresses, whenever we need longer sequences of consecutive memory addresses. To do that, each \(\Gamma\)-sequence is initialized with the values in the range \([\log k, 0]\). Then, the values of \(c\) related to the next steps to perform are pushed in the \(\Gamma\)-sequence as far as it contains \(\log \sigma\) distinct values.

This operation augments the coalescing-degree of the data transfer, still it forces to remove from \(\Gamma\) some elements related to the next values of \(c\). The best possible communication bandwidth is attained at the cost of decreasing the length of some supersteps. This means to perform more supersteps to cover the whole bitonic network.

6. K-Model-Based Sorting Network Evaluation

The solution we propose is evaluated theoretically and experimentally by comparing its complexity and performance with those obtained by Cederman and Tsigas (2008) with their version of quick-sort (hereinafter referred to as Quicksort), and the radix-sort based solution proposed by Sengupta et al. (2007) (hereinafter referred to as Radixsort). Quicksort exploits the popularly known divided-and-conquer principle, whereas Radixsort exploits the processing of key digits.

6.1. Theoretical Evaluation

\(\text{BSN}\). The number of steps to perform is \((\log^2 n + \log n)/2\). To estimate the number of memory transaction needed to compute a sorting network for an array of size \(n\), we have to count the number of \(\Gamma\)-partitions needed to cover all the network. That means to know how many stream elements are computed, then the number of fetch/flush phases, and the number of memory transactions.
From Definition 2, it follows that the first partition covers the first \((\log^2 \sigma + \log \sigma)/2\) steps.

Let us call \textit{stage}s the loop at line 2 of Algorithm 1. In the remaining steps \(s > \sigma, \log n - \log \sigma\) stages remain, and each of them has the last \(\Gamma\)-partition covering \(\log \sigma\) steps. On the other hand the \(s - \log \sigma\) steps are performed with partitions covering \(\log(\sigma/k)\) steps. Resuming, the number of partitions needed to cover all the network is

\[
1 + \sum_{s=\log \sigma + 1}^{\log n} \left(\left\lceil \frac{s - \log \sigma}{\log(\sigma/k)} \right\rceil + 1 \right) = O\left(\frac{\log^2 n}{\log k}\right)
\]

Since, each element fetches and flushes only coalesced subset of elements, the number of transactions is

\[
O\left(\frac{n \cdot \log^2 n}{k \log k}\right)
\]

The \textit{time complexity} is

\[
O\left(\frac{n \log^2 n}{k}\right)
\]

as it is obtained by Algorithm 3 which equally spreads the contentions among the \(k\) memory banks and maintains active all elements.

Regarding the \textit{computational complexity} it is known and it is

\[
O(n \log^2 n)
\]

\textbf{Quicksort}. It splits the computation in \(\log n\) steps. For each step it performs three kernels. In the first one, it equally splits the input and counts the number of elements greater than the pivot, and the number of the elements smaller than the pivot. In the second, it performs twice a parallel prefix sum of the two set of counters in order to know the position where to write the elements previously scanned. In the final kernel, it accesses to the data in the same manner that in the first kernel, but it writes the elements to the two opposite heads of an auxiliary array beginning at the positions calculated in the previous kernel.

The first kernel coalesces the access to the elements and, since the blocks are equally sized, also the computation is balanced. Then the counters are flushed, and the second kernel starts. Supposing that \(n/k < \sigma\), each prefix sum can be computed within a unique stream element. Consequently, for each prefix sum we need \(n/k^2\) memory transactions to read \(n/k\) counters. The \textit{time complexity} is logarithmic in the number of elements, on the contrary the \textit{computational complexity} is linear. Last kernel is similar to the first one, except for flushing the data into the auxiliary array. In particular, because each thread accesses to consecutive memory locations, the main part of the requests is not coalesced, requesting one memory transaction per element.

Table ?? contains the evaluation of the three type of kernel in the K-model. In order to compute the complexity of the whole algorithm, the sum of such formulas have to be multiplied by \(\log n\).

<table>
<thead>
<tr>
<th>Memory transactions</th>
<th>Time complexity</th>
<th>Computational complexity</th>
</tr>
</thead>
<tbody>
<tr>
<td>kernel #1</td>
<td>(n/k + 2)</td>
<td>(n/k)</td>
</tr>
<tr>
<td>kernel #2</td>
<td>(4n/k^2)</td>
<td>(4 \cdot \log \frac{n}{k})</td>
</tr>
<tr>
<td>kernel #3</td>
<td>(n/k + n)</td>
<td>(n/k)</td>
</tr>
<tr>
<td>Overall</td>
<td>(O(n \log n))</td>
<td>(O(\frac{\log n^2}{\log k}))</td>
</tr>
</tbody>
</table>

\textbf{Radixsort}. It divides the sequence of \(n\) items to sort into \(h\)-sized subsets that are assigned to \(p = \lceil n/h \rceil\) blocks. Radixsort reduces the data transfer overhead exploiting the on-chip memory to locally sort data by the current radix-2\(^b\) digit. Since global synchronization is required between two consecutive phases, each phase consists of several separate parallel kernel invocations. Firstly, each block loads and sorts its subset in on-chip memory using \(b\) iterations of binary-split. Then, the blocks write their \(2^b\)-entry digit histogram to global memory, and perform a prefix sum over the \(p \times 2^b\) histogram table to compute the correct output.
position of the sorted data. However, consecutive elements in the subset may be stored into very distant locations, so coalescing might not occur. This sacrifices the bandwidth improvement available, which in practice can be as high as a factor of 10.

In their experiments, the authors obtained the best performance by empirically fixing $b = 4$ and $h = 1024$. That means each stream is made up of $\lceil \frac{n}{1024} \rceil$ elements. Once the computation of a stream element ends, the copies of the sorted items may access up to $O(2^b)$ non-consecutive positions. Finally, considering 32-bit words, we have $\frac{32}{b}$ kernels to perform. This leads to formalize the total number of memory transactions performed as follows:

$$O\left(\frac{32}{b} \cdot \frac{n}{h} \cdot 2^b\right)$$

Regarding computational and time complexity, Radixsort does not use expensive patterns and it does not increase the contention in accessing shared memory banks. Therefore, the time complexity is given, by $b \cdot \frac{n}{k}$, and the computational complexity is linear with the number of input-elements, i.e. $b \cdot n$.

6.2. Experimental Evaluation

The experimental evaluation is conducted by considering the execution time and amount of memory required by running BSN, Quicksort and Radixsort on different problem size. The different solutions have been implemented and tested on an Ubuntu Linux Desktop with an Nvidia 8800GT, that is a device equipped with 14 SIMD processors, and 511 Megabytes of external memory. The compiler used is the one provided with the Compute Unified Device Architecture (CUDA) SDK 2.1 (NVIDIA, 2008). Even if the CUDA SDK is “restricted” to Nvidia products, it is conform to the K-model. To obtain stable result, for each distribution, 20 different arrays were generated.

![Figure 5: Elapsed sorting time for varying input size. We represent variance, maximum, and minimum of elapsed times by using candlesticks.](image)

According to Helman et al. (1995), a finer evaluation of sorting algorithms should be done on arrays generated by using different distributions. We generate the input array according to uniform, gaussian and zipfian distributions. We also consider the special case of sorting an all-zero array$^4$. These tests highlight the

$^4$All elements are initialized equal to 0.
advantages and the disadvantages of the different approach tested. The computation of Radixsort and BSN
is based on a fixed schema that uses the same number of steps for all type of input dataset; on the contrary,
Quicksort follows a divide and conquer strategy, so as to perform a varying number of steps depending
on the sequence of recursive procedures invoked. The benefits of the last approach are highlighted in the
all-zero results.

The experiments confirm our theoretical ones. Radixsort results to be the fastest and this is mainly due
to its complexity in terms of the number of memory transactions that it needs, see Table 1.

This confirms our assumption that the number of memory transactions is dominant w.r.t the other two
complexity measures, i.e. computational and time. This is particularly true whenever the cost of each
operation is small if compared to the number of memory access operations (like in the case of data-intensive
algorithms).

Radixsort, in fact, has a $O(n)$ number of memory transactions, that is smaller than $O(n \log^2 n/k \log k)$
of the BSN and than $O(n \log n/k)$ of the Quicksort.

Considering the specifications of real architectures, which related to the parameter $k$ of the K-model, and
considering the capacity of the external memory available on real devices (order of Gigabytes), Quicksort
results to be the least performing method analyzed, see Figure 6.

Figure 6: Theoretical number of memory transactions for BSN and Quicksort considering the specifications
of real architectures, i.e. $k \simeq 16$, and the capacity of the external memory available as order of Gigabytes.

On the other hand, our BSN approach is comparable to Radixsort and it is always faster than Quick-
sort, mainly because the mapping function proposed allows the full exploitation of the available memory
bandwidth.

A last word has to be spent regarding the memory consumption of the methods. Quicksort and Radixsort
are not able to sort large arrays, as it is pointed out, see Table 1. Being an in-place solution, in fact, BSN
can thus devote all the available memory to store the dataset. This has to be carefully considered since
sorting large datasets will require less passes than the other solutions. They need, in fact, to split the sorting
process in more steps, then to to merge the partial results. Moreover, merge operation may require further
transfers for copying the partial results to the device memory if this operation is performed on manycores.
Otherwise, CPU can perform the merging step, but exploiting a bandwidth lower than the GPU’s one.

Table 1 measures the memory contention, and the number of divergent paths. The first value measures
the overhead due to the contention on the on-chip memory banks as K-model expects. The second value
measures how many times threads of the multiprocessors can not work simultaneously. These two last
metrics together show the efficiency of the algorithms tested. Keeping low both values corresponds to a
better exploitation of the inner parallelism of the SIMD processor. All the memory banks and all the
computational, in fact, are allowed to work simultaneously.

Moreover, since direct manipulation of the sorting keys as in Radixsort is not always allowed, it is
important to provide a better analysis of the comparison-based sorting algorithms tested. Due to the in-place
feature and due to the best performance resulting from the test conducted, BSN seems more preferable than
Quicksort. Furthermore, BSN exposes lower variance in the resulting times, it is equal to zero in practice.
Table 1: Performance of BSN, Radixsort and Quicksort in terms of number of memory transactions, memory contention, and number of divergent paths. Results are related to uniform distribution. “n.a.” means that computation is not runnable for lack of device memory space.

<table>
<thead>
<tr>
<th>Problem size</th>
<th>Memory Transactions</th>
<th>Memory Contention</th>
<th>Divergent Paths</th>
</tr>
</thead>
<tbody>
<tr>
<td>$2^{20}$</td>
<td>Bitonicsort</td>
<td>796800</td>
<td>34350</td>
</tr>
<tr>
<td></td>
<td>Quicksort</td>
<td>4446802</td>
<td>123437</td>
</tr>
<tr>
<td></td>
<td>Radixsort</td>
<td>965791</td>
<td>132652</td>
</tr>
<tr>
<td>$2^{22}$</td>
<td>Bitonicsort</td>
<td>4119680</td>
<td>151592</td>
</tr>
<tr>
<td></td>
<td>Quicksort</td>
<td>18438423</td>
<td>379967</td>
</tr>
<tr>
<td></td>
<td>Radixsort</td>
<td>3862644</td>
<td>520656</td>
</tr>
<tr>
<td>$2^{24}$</td>
<td>Bitonicsort</td>
<td>20223360</td>
<td>666044</td>
</tr>
<tr>
<td></td>
<td>Quicksort</td>
<td>85843422</td>
<td>1379155</td>
</tr>
<tr>
<td></td>
<td>Radixsort</td>
<td>15447561</td>
<td>2081467</td>
</tr>
<tr>
<td>$2^{26}$</td>
<td>Bitonicsort</td>
<td>101866786</td>
<td>2912926</td>
</tr>
<tr>
<td></td>
<td>Quicksort</td>
<td>n.a.</td>
<td>n.a.</td>
</tr>
<tr>
<td></td>
<td>Radixsort</td>
<td>n.a.</td>
<td>n.a.</td>
</tr>
</tbody>
</table>

On the contrary, depending on the distribution of the input data, Quicksort’s times are affected by great variance. Probably, this is due to how the divide-et-impera tree grows depending on the pivot chosen, and on the rest of the input. For example, on system based on multi-devices (i.e. more than one GPU), this result increases the overhead of synchronization among the set of available devices.

7. Indexing a Real Dataset

This section describes the results obtained by indexing a collection of documents crawled on Web. In practice, our Web crawler has generated varying size collections up to 26 million documents of about 200 KB per document. Then, such datasets have been used as input to evaluate the benefits of plugging a GPU-based sorter in a Blocked Sort-Based Indexer (BSBI).

We expect that using the GPU leads to reduce the execution time of the indexing process for two main reasons: (i) GPUs perform the sort process faster than CPUs, (ii) Within BSBI, CPU and GPU can be exploited in pipeline fashion. This means that each block of pages is first parsed by the CPU, then the pairs sorting, which is the most costly part of the elaboration, is performed independently by the GPU while the CPU carries out a new block of termId-docId pairs.

With respect to CPU, GPU offers a considerable computational power, but its exploitability is bounded by the available memory size. In fact, as said in the previous section, in our study we used a GPU is equipped with 511 Megabytes of memory, which corresponds to the maximum pairs block size usable in our tests (blocks are referred as $B$ in Figure 7). This aspect could affect the overall computational time of indexing. Indeed, given a collection of documents ($D$), the procedure that merges the pairs blocks has a greater number of files ($f_1...n$) to join, and this number affects the merge algorithm complexity of a logarithmic factor (detailed complexity analysis is given in the following). However, the time spent for merging is dominated by the latency for data transferring from/to the disk. Then, because the whole data to transfer (namely the termId-docId pairs) is the same in both the approaches (i.e. the CPU-based and the GPU-based ones), we expect that the time needed by the two solutions for the merging phase is similar.

In order to quantitatively evaluate the contribution given by a GPU-based sorter we developed three different indexing algorithms: (i) a CPU-base indexer, called INDEXcpu, (ii) an indexer that alternates the parsing phase on the CPU, with the sorting phase on the GPU, called INDEXgpu; (iii) an indexer that performs in pipeline fashion, called INDEXgpu+. Figure 7 shows such algorithms expressed in pseudo code. In the two last cases we chose BSN as sort algorithm.
Table 2 shows the indexer computational times by varying the size of the collection. The computational time spent by each indexer version has been split in two parts: the time needed to create the $n$ sorted files and the time spent for their merging, represented by the “Parse+GpuSort” and “Merge” columns, respectively. Concerning the two GPU-based methods, “Merge” column is shown once because the solutions perform the same merge procedure on the same input.

Figure 8-A shows the overall computational times of the three algorithms when running our case of study. They point out the computational time benefits obtained by using the graphics co-processor. It can be seen that the sorting phase is no more the “bottleneck” of the indexer. On the contrary, considering the GPU-based approaches the computational time is dominated by the latency of the merging phase. In fact, given the $n$ files ($f_1, ..., f_n$ in Figure 7) to merge the complexity of parsing is linear in the size of $B$, that is $O(n \cdot |B|)$. Furthermore, the complexity of the merging phase is equal to $O(n \cdot |B| \cdot \log n)$, because $n$-way merger is realized with an heap composed of as many elements as the files to merge are. At each step Merge

Table 2: Comparison of the computational times referring the different approach for the indexer architecture. Times are in seconds.
procedure extracts the minimum pair $x$ from the heap and a new element, taken from the source file of $x$, is inserted. The extraction has constant time, but the insertion is $O(\log m)$ given a $m$-size heap, then the complexity of the merging phase corresponds to the number of pairs collected multiplied by $\log n$, that is $O(n \cdot |B| \cdot \log n)$. This leads the complexity of merging to be higher than the one corresponding to parsing.

Figure 8-B shows the computational times obtained in the last test we have conducted to compare different versions of INDEX$_{gpu^+}$ by varying the GPU sorting algorithm. To this end, we did not consider GPU-based Quicksort because the results shown in the previous section point out that such solution is both slower and space inefficient. As said in the previous section, Radixsort is a bit faster than our solution. However, due to its space complexity, we are forced to use blocks made up of half documents with respect to the number we can sort using BSN. As consequence, the merging phase is more costly due to the increased number of files to merge.

8. Conclusion and Future Work

This paper focuses on using GPUs as co-processors for sorting. We propose a new mapping of Bitonic Sorting Network on GPUs. We started from its traditional algorithm, and we extend it to adapt to our target architecture. Bitonic Sorting Network is one of the fastest sorting networks to run on parallel architectures. The proposed solution was evaluated both theoretically and experimentally, by comparing its complexity and performance with those obtained by two others state-of-the-art solutions (Quicksort and Radixsort).

The theoretical algorithms complexity was evaluated by using K-model a novel computational model to specifically designed to capture important aspects in stream processing architectures. The experimentally evaluation was conducted using input streams generated according to different distributions. This kind of experiments highlighted the behavior of the analyzed algorithms particularly regarding the variance of the performance obtained for different data distributions. Regarding the execution time, our solution is outperformed by Radixsort for input arrays made up of up to 8 Million of integers. On the other hand, our solution requires one half the memory used by the other ones and it is able to efficiently exploit the high bandwidth memory interface available on GPUs making it viable for sorting large amounts of data.

Accordingly the results of the experiments, we have chosen Bitonic Sorting Network and Radixsort to develop an indexer prototype to evaluate the possibility of using an hybrid CPU-GPU indexer in the real world. The time results obtained by indexing tests are promising and suggest to move also others computational intensive procedure on the GPUs.