# Local Register Allocation

Copyright 2010, Keith D. Cooper & Linda Torczon, all rights reserved.

# **Register Allocation**



- Produce <u>correct</u> code that uses no more than k registers
- Minimize added work from loads and stores that spill values
- Minimize space used to hold spilled values
- Operate efficiently
   O(n), O(n log<sub>2</sub>n), maybe O(n<sup>2</sup>), but not O(2<sup>n</sup>)

Notation: The literature on register allocation consistently uses k as the number of registers available on the target system. r0 holds base address for local variables

**Register Allocation** 

@x is constant offset of x from r0

Consider a fragment of assembly code (or ILOC)

loadI2 $\Rightarrow$  r1// r1  $\leftarrow$  2loadAIr0, @b $\Rightarrow$  r2// r2  $\leftarrow$  bmultr1, r2 $\Rightarrow$  r3// r3  $\leftarrow$  2  $\cdot$  bloadAIr0, @a $\Rightarrow$  r4// r4  $\leftarrow$  asubr4, r3 $\Rightarrow$  r5// r5  $\leftarrow$  a - (2  $\cdot$  b)

From the allocation perspective, these registers are virtual or pseudo-registers

The Problem

- At each instruction, decide which values to keep in registers
  - Note: each pseudo-register in the example is a value
- Simple if |values| ≤ |registers|
- Harder if |values| > |registers|
- The compiler must automate this process

# **Register Allocation**

The Task

- At each point in the code, pick the values to keep in registers
- Insert code to move values between registers & memory

   No transformations (leave that to optimization & scheduling)
- Minimize inserted code both dynamic & static measures
- Make good use of any extra registers

### Allocation versus assignment

- Allocation is deciding which values to keep in registers
- Assignment is choosing specific registers for values
- This distinction is often lost in the literature

The compiler must perform both allocation & assignment

# Background issues

- The register allocator takes as input a code that is almost completely compiled
- It has been scanned, parsed, checked, analysed, optimised, rewritten as target machine code, and, perhaps, scheduled
- Many previously made decisions influence the task of the allocator:
  - Memory-to-memory versus register-to- register memory model

Additional complexity:

- Allocation vs Assignment
  - Register Classes

# Values that can be kept in registers: Unambiguous values

- A value that can be accessed with just one name is unambiguous
- Only unambiguous value can be kept registers

```
int first, second, *p, *q;
...
first = *p; // store the value from the variable referred to by p in first
*q = 3; // assign to the variable referred to by q
second = *p; // store the value from the variable referred to by p in second
```

 After the assignment of first the compiler can keep the value of \*p in a register only if it is sure that q and p points to different memory locations

Alias analysis

### Register-to -register vs. memory-to-memory

- With a register-to -register earlier phases in the compiler directly encode the knowledge about ambiguous memory references: with this model unambiguous values are kept into virtual registers
- In a register-to -register the code produced by the previous step is not legal
- In a memory-to-memory model, the code is legal before allocation; allocation improve performance
- In a memory-to-memory model the allocator does not have any knowledge and this can limit its ability

Allocation is an hard problem that in its general formulation is NPcomplete.

The allocation of a single basic block with one size data value can be done in polynomial time under strong hypothesis:

-each value have to be stored to memory at the end of its lifetime (no constant,...)

-the spilling of value has uniform cost

any additional complexity makes the problem NP-complete

• Once we have reduced the demand for registers,

the assignment can be done in polynomial time for a machine with one kind of registers

# **Register** Classes

- General purpose registers
- Integer values and memory addresses
- Floating-point registers (single and double precision)
- On some architectures also condition code, predicate registers or branch target registers
- If the compiler uses different kind of registers for different kinds of data, it can allocate each class independently: the problem can be simplified
- If the different kinds of data overlap, the compiler must allocate them together: the allocation can become more complex (single and double precision registers for floating-point )

# Basic Blocks in Assembly Code (or ILOC)

### Definition

 A basic block is a maximal length segment of straight-line (i.e., branch free) code

Ignore, for the

moment, exceptions

Importance

- Strongest facts are provable for branch-free code
- If any statement executes, they all execute
- Execution is totally ordered

Role of Basic Blocks in Optimization

- Many techniques for improving basic blocks
- Simplest problems
- Strongest methods

# Local Register Allocation

- What is "local" ? (different from "regional" or "global")
  - A local transformation operates on basic blocks
  - Many optimizations are done on a local scale or scope
- Does local allocation solve the problem?
  - It produces good register use inside a block
  - Inefficiencies can arise at boundaries between blocks
- How many passes can the allocator make?
  - This is an off-line problem
  - As many passes as it takes, within reason
    - → You can do a fine job in a couple of passes



Blocks in a Controlflow Graph (CFG)

# **Register Allocation**

Optimal register allocation is hard

#### Local Allocation

- Simplified cases  $\Rightarrow O(n)$
- Real cases  $\Rightarrow$  NP-Complete

#### **Global Allocation**

- NP-Complete for 1 register
- NP-Complete for k registers (most sub-problems are NPC, too)

#### Local Assignment

- Single size, no spilling  $\Rightarrow O(n)$
- Two sizes  $\Rightarrow$  NP-Complete

#### **Global Assignment**

• NP-Complete

Real compilers face real problems

- Pseudo-code for a simple, abstracted RISC machine — generated by the instruction selection process
- Simple, compact data structures

a - 2 x b	loadI	2	$\Rightarrow$ r <sub>1</sub>
	loadAI	r <sub>0</sub> , @b	$\Rightarrow r_2$
	mult	<b>r</b> <sub>1</sub> , <b>r</b> <sub>2</sub>	$\Rightarrow$ r <sub>3</sub>
	loadAI	r <sub>0</sub> , @a	$\Rightarrow$ r <sub>4</sub>
	sub	<b>r</b> <sub>4</sub> , <b>r</b> <sub>3</sub>	$\Rightarrow$ r <sub>5</sub>

Nearly assembly code

- simple three-address code
- RISC-like addressing modes  $\rightarrow$  I, AI, AO
- unlimited virtual registers
   (register-to-register vs memory-to-memory)

### ILOC

**D** 

- Pseudo-code for a simple, abstracted RISC machine — generated by the instruction selection process
- Simple, compact data structures

		-		
2 x b	loadI	2		r <sub>1</sub>
	loadAI	r <sub>o</sub>	@b	r <sub>2</sub>
	add	r <sub>1</sub>	r <sub>2</sub>	r <sub>3</sub>
	loadAI	r <sub>o</sub>	@a	r <sub>4</sub>
	sub	r <sub>4</sub>	r <sub>3</sub>	r <sub>5</sub>

#### Quadruples:

- table of k x 4 small integers
- simple record structure
- easy to reorder
- all names are explicit

### Observations

The Register Allocator does not need to "understand" the code

- It needs to distinguish definitions from uses
  - Definitions might need to store a spilled value
  - Uses might need to load a spilled value
- ILOC makes definitions and uses pretty clear
  - The assignment arrow,  $\Rightarrow$ , separates uses from definitions  $\Rightarrow$  Except on the store operation, which uses all its register operands store r8  $\Rightarrow$  r1 // MEM(r1)  $\leftarrow$  r8
  - That is the point of the arrow!
- Your allocator needs to know, by opcode, how many definitions and how many uses it should see
  - Beyond that, the meaning of the ILOC is somewhat irrelevant to the allocator

### Observations

A value is live between its definition and its uses

- Find definitions (x  $\leftarrow$  ...) and uses (y  $\leftarrow$  ... x ...)
- From definition to <u>last</u> use is its live range
   How does a second definition affect this?
- Can represent live range as an interval [i,j] (in block)

Let MAXLIVE be the maximum, over each instruction i in the block, of the number of values (pseudo-registers) live at i.

- If MAXLIVE < k, allocation should be easy: no need to reserve F registers for spilling
- If MAXLIVE > k, some values must be spilled to memory: need to reserve F registers for spilling

Finding live ranges is harder in the global case

# Concrete Example of MAXLIVE

Sample code sequence



The code uses 1028 as both an address and as a constant in the computation.

The intent is to create a long live range for pedagogical purposes. Remember, the allocator does not need to understand the computation. It just needs to preserve the computation.

Live ranges in the example

loadI	1028	⇒r1	// r1				
load	r1	⇒r2	// r1 r	2			
mult	r1, r2	⇒r3	// r1 r	2 r3			
load	×	⇒r4	// r1 r	2 r3 r	4		
sub	r4, r2	⇒r5	// r1	r3	r5		
load	Z	⇒r6	// r1	r3	r5 r6		
mult	r5, r6	⇒r7	// r1	r3		r7	
sub	r7, r3	⇒r8	// r1			I	r8
store	r8	⇒(r1)	11				
Reme	mber, r1 is	a use,	A	oseudo-	register	r is <u>liv</u>	<u>'e</u>
	not a det	INITION	aft	ter an c	operation	n if it	has
			be	en defi	ned & ho	is a us	se in
			the	e futur	e.		

# Concrete Example of MAXLIVE

Live ranges in the example



# Local Allocation: Top-down Versus Bottom-up

Top-down allocator

- Work from external notion of what is important
- Assign registers in priority order
- Save some registers for the values relegated to memory

### Bottom-up allocator

- Work from detailed knowledge about problem instance
- Incorporate knowledge of partial solution at each step
- Handle all values uniformly

## **Top-down Allocator**

The idea

- The most heavily used values should reside in a register
- Reserve registers for use in spills, say r registers

Algorithm

- Count the number of occurrences of each virtual register in the block (from 2 to maxlenght(block))
- Sort the registers according to the previous info
- Allocate first k r values to registers Move values with no
- Rewrite code to reflect these choices  $\prec$  register into memory

(add LOADs & STOREs)

Programmers applied this idea by hand in the 70's & early 80's

### **Top-down Allocator**

How many registers must the allocator reserve?

- Need registers to compute spill addresses & load values
- Number depends on target architecture
  - Typically, must be able to load 2 values
- Reserve these registers for spilling

#### What if k - r < |values| < k?

- Remember that the underlying problem is NP-Complete
- The allocator can either
  - Check for this situation
  - Adopt a more complex strategy
  - Accept the fact that the technique is an approximation

Top down (3 registers)

IT

1000

1

r1 is used more often than r3

load	1028	⇒rl	// rl
load	r1	⇒r2	// r1 r2
mult	r1, r2	⇒r3	// r1 r2 r3
load	×	⇒r4	// r1 r2 r3 r4
sub	r4, r2	⇒r5	// r1 r3 r5
load	Z	⇒r6	// r1 r3 r5 r6
mult	r5, r6	⇒r7	//r1 r3 r7
sub	r7, r3	⇒r8	// r1 r8
store	r8	⇒r1	//

11 4

Note that this assumes that no extra register is needed for spilling

# Back to the Example



Note that this assumes that no extra register is needed for spilling

Top down (3 registers, need 2 for operands)

loadI	1028	⇒r1	// r1	
load	r1	⇒r2	// r1 r2	r3 becomes two
mult	r1, r2	⇒r3	// r1 r2 r	<sup>3</sup> / minimal live ranges
store	<b>r</b> 3		$\Rightarrow 16$ //	'r1 r2
load	×	⇒r4	// r1 r2	/ r4
sub	r4, r2	⇒r5	// r1	r5
load	Z	⇒r6	// r1	r5 r6
mult	r5, r6	⇒r7	// r1	r7
load	16	⇒r3	// r1 r	r7 r7
sub	r7, r3	⇒r8	// r1	r8
store	r8	⇒r1	//	

"spill" and "restore" become stores and loads

Top down (3 registers)

loodT	1020	1	// n1
ΙσαάΤ	1020	$\Rightarrow$ $1.1$	
load	r1	⇒r2	// r1 r2 r3 becomes two
mult	r1, r2	⇒r3	// r1 r2 r3 <sup>-//</sup> minimal live ranges
store	r3	⇒16	// r1 r2
load	×	⇒r4	// r1 r2 / r4
sub	r4, r2	⇒r5	// r1 r5 At most 3
load	Z	⇒r6	//r1 r5 r6 values live at
mult	r5, r6	⇒r7	//r1 <sup>+</sup> r7 each point
load	16	⇒r3	// r1 r3 r7
sub	r7, r3	⇒r8	// r1 r8
store	r8	⇒r1	//

The two short versions of r3 each overlap with fewer values, which simplifies the allocation problem. Such "spilling" will (eventually) create a code where the allocator can succeed.

Top down (3 registers)

loadI	1028	⇒r1	// r1			
load	r1	⇒r2	// r1 r2			
mult	r1, r2	⇒r3	// r1 r2 r3			
store	r3	⇒16	// r1 r2			
loadI	×	⇒r4	// r1 r2	r4		
sub	r4, r2	⇒r5	// r1	r5		
loadI	Z	⇒r6	// r1	r5 r6		
mult	r5, r6	⇒r7	// r1		r7	
load	16⇒r3	// r1	_r3	r7		possible delay
sub	r7, r3	⇒r8	// r1		r8	5
store	r8	⇒r1	11			

This code is slower than the original, but it works correctly on a target machine with only three (available) registers. Correctness is a virtue. Weakness of the top down approach to allocation

• A physical register is dedicated to a virtual register for an entire block

# Bottom-up Allocator

The idea:

- Focus on replacement rather than allocation
- Keep values used "soon" in registers

Algorithm (not optimal!):

- Start with empty register set
- Load on demand
- When no register is available, free one

Replacement:

- Spill the value whose next use is farthest in the future
- Prefer clean values (not to be stored that are constant or values already in memory) to dirty values (that need to be stored).

Bottom up (3 registers)

						All manim	have and used
loadI	1028	⇒r1	// r1		$\leq$	at this p	ters are usea oint
load	r1	⇒r2	// r1 r2	2		1 1	
mult	r1, r2	⇒r3	// r1 ra	2 r3			
loadI	×	⇒r4	// r1 ra	2 r3 r	4		
sub	r4, r2	⇒r5	// r1	r3	r5		
loadI	Z	⇒r6	// r1	r3	r5 r6		
mult	r5, r6	⇒r7	// r1	r3	I	r7	
sub	r7, r3	⇒r8	// r1			r8	
store	r8	⇒r1	//				

Note that this assumes that no extra register is needed for spilling

Bottom up (3 registers; need 2 for operands)

loadI	1028	⇒r1	// r1			
load	r1	⇒r2	// r1 r2			
mult	r1, r2	⇒r3	// r1 r2	r3		
loadI	×	⇒r4	// r1 r2	r3 r4		at a sa sa 1
sub	r4, r2	⇒r5	// r1	r3	r5	store r1
loadI	Z	⇒r6	// r1	r3	r5 r6	, )
mult	r5, r6	⇒r7	// r1	r3		r7
sub	r7, r3	⇒r8	// r1			<b>r8</b>
store	r8	⇒r1	//	r	estor	e r1

Note that this assumes that no extra register is needed for spilling

Bottom up (3 registers; need 2 for operands)

loadI	1028	⇒r1	// r1				
load	r1	⇒r2	// r1	r2			
mult	r1, r2	⇒r3	// r1	r2 r3			
store	r1	⇒ 20	// I	r2 r3			
loadI	×	⇒r4	//	r2 r3	r4		At most 3
sub	r4, r2	⇒r5	11	r3	r5		values <u>live</u> at
loadI	Z	⇒r6	11	r3	r5 r6		each point
mult	r5, r6	⇒r7	11	r3		r7	
sub	r7, r3	⇒r8	11			r8	
load	20	⇒r1	// r1			r8	
store	r8	⇒r1	//				

The two short versions of r1 each overlap with fewer values, which simplifies the allocation problem. Such "spilling" will (eventually) create a code where the allocator can succeed.

From local algorithms to regional algorithms

• Extending local algorithms to regional ones can be difficult



- the only solution is to store back in memory the value of x at the end of B1 and B2
- while we could add register to register operation for blue arrow no possibility exists for the red arrow